Motorola CPU32 Reference Manual page 6

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

Paragraph
6.2.5
Software Breakpoints ........................................................................ 6-8
6.2.6
Hardware Breakpoints ....................................................................... 6-8
6.2.7
Format Error ...................................................................................... 6-9
6.2.8
Illegal or Unimplemented Instructions ............................................... 6-9
6.2.9
Privilege Violations .......................................................................... 6-10
6.2.10
Tracing ............................................................................................ 6-11
6.2.11
Interrupts .........................................................................................6-12
6.2.12
Return from Exception ..................................................................... 6-13
6.3
Fault Recovery ........................................................................................ 6-14
6.3.1
Types of Faults ................................................................................6-16
6.3.1.1
Type I: Released Write Faults ................................................. 6-16
6.3.1.2
6.3.1.3
Type III: Faults During MOVEM Operand Transfer ................. 6-17
6.3.1.4
Type IV: Faults During Exception Processing .........................6-18
6.3.2
Correcting a Fault ............................................................................ 6-18
6.3.2.1
6.3.2.2
(Type I) Completing Released Writes via RTE ....................... 6-19
6.3.2.3
(Type II) Correcting Faults via RTE ......................................... 6-19
6.3.2.4
(Type III) Correcting Faults via Software .................................6-20
6.3.2.5
(Type III) Correcting Faults By Conversion and Restart ......... 6-20
6.3.2.6
(Type III) Correcting Faults via RTE ........................................ 6-21
6.3.2.7
(Type IV) Correcting Faults via Software ................................ 6-21
6.4
CPU32 Stack Frames .............................................................................. 6-21
6.4.1
Normal Four-Word Stack Frame .....................................................6-22
6.4.2
Normal Six-Word Stack Frame ........................................................ 6-22
6.4.3
BERR Stack Frame ......................................................................... 6-22
7.1
CPU32 Integrated Development Support .................................................. 7-1
7.1.1
Background Debug Mode (BDM) Overview ...................................... 7-1
7.1.2
Deterministic Opcode Tracking Overview ......................................... 7-2
7.1.3
On-Chip Hardware Breakpoint Overview .......................................... 7-3
7.2
Background Debug Mode (BDM) .............................................................. 7-3
7.2.1
Enabling BDM ...................................................................................7-4
7.2.2
BDM Sources .................................................................................... 7-4
7.2.2.1
External BKPT Signal ................................................................7-4
7.2.2.2
BGND Instruction ...................................................................... 7-4
7.2.2.3
Double Bus Fault ....................................................................... 7-5
7.2.2.4
Peripheral Breakpoints .............................................................. 7-5
7.2.3
Entering BDM .................................................................................... 7-5
MOTOROLA
vi
TABLE OF CONTENTS
(Continued)
Title
SECTION 7
DEVELOPMENT SUPPORT
Page
CPU32
REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents