Motorola DSP56309 User Manual page 338

24-bit digital signal processor
Table of Contents

Advertisement

M_STLIE EQU
20
M_SRLIE EQU
21
M_STEIE EQU
22
M_SREIE EQU
23
;
SSI Status Register Bit Flags
M_IF
EQU
$3
M_IF0
EQU
0
M_IF1
EQU
1
M_TFS
EQU
2
M_RFS
EQU
3
M_TUE
EQU
4
M_ROE
EQU
5
M_TDE
EQU
6
M_RDF
EQU
7
;
SSI Transmit Slot Mask Register A
M_SSTSA EQU
$FFFF
;
SSI Transmit Slot Mask Register B
M_SSTSB EQU
$FFFF
;
SSI Receive Slot Mask Register A
M_SSRSA EQU
$FFFF
;
SSI Receive Slot Mask Register B
M_SSRSB EQU
$FFFF
B.5
EXCEPTION PROCESSING EQUATES
;------------------------------------------------------------------------
Exception Processing Equates
;------------------------------------------------------------------------
;
Register Addresses
M_IPRC
EQU
$FFFFFF
M_IPRP
EQU
$FFFFFE
;
Interrupt Priority Register Core (IPRC)
M_IAL
EQU
$7
M_IAL0
EQU
0
M_IAL1
EQU
1
M_IAL2
EQU
2
M_IBL
EQU
$38
MOTOROLA
; SSI Transmit Last Slot Interrupt Enable
; SSI Receive Last Slot Interrupt Enable
; SSI Transmit Error Interrupt Enable
; SSI Receive Error Interrupt Enable
; Serial Input Flag Mask
; Serial Input Flag 0
; Serial Input Flag 1
; Transmit Frame Sync Flag
; Receive Frame Sync Flag
; Transmitter Underrun Error FLag
; Receiver Overrun Error Flag
; Transmit Data Register Empty
; Receive Data Register Full
; SSI Transmit Slot Bits Mask A (TS0-TS15)
; SSI Transmit Slot Bits Mask B (TS16-TS31)
; SSI Receive Slot Bits Mask A (RS0-RS15)
; SSI Receive Slot Bits Mask B (RS16-RS31)
; Interrupt Priority Register Core
; Interrupt Priority Register Peripheral
; IRQA Mode Mask
; IRQA Mode Interrupt Priority Level (low)
; IRQA Mode Interrupt Priority Level (high)
; IRQA Mode Trigger Mode
; IRQB Mode Mask
DSP56309UM/D
Equates
B-7

Advertisement

Table of Contents
loading

Table of Contents