Dip Switch Sw13 Mode And Flash Memory Address Settings; Default Jumper Settings; Kc705 Default Jumper Settings - Xilinx KC705 User Manual

Evaluation board for the kintex-7 fpga
Hide thumbs Also See for KC705:
Table of Contents

Advertisement

DIP Switch SW13 Mode and Flash Memory Address
Settings
See
Figure 1-2, page 10
Figure A-2
and details are listed in
X-Ref Target - Figure A-2
The default mode setting M[2:0] = 010 selects Master BPI configuration at board power-on.
Table A-2: SW13 Default Switch Settings
Position
1
2
3
4
5

Default Jumper Settings

See
Figure A-3
Table A-3: KC705 Default Jumper Settings
Header
Callout
Reference
Designator
2-pin
1
J3
2
J42
3
J43
4
J53
KC705 Evaluation Board
UG810 (v1.8) March 20, 2018
Item 29 for location of SW13. Default settings are shown in
Table
ON Position = 1
Figure A-2: SW13 Default Settings
Function
FLASH_A25
A25
FLASH_A24
A24
FPGA_M2
M2
FPGA_M1
M1
FPGA_M0
M0
for the locations of jumpers listed in
Jumper
Position
1-2
SPI SELECT = Onboard SPI flash memory device
None
U35 REF3012 XADC_AGND L17 bypassed
1-2
U35 REF3012 XADC_AGND = GND
None
U55 UCD9248 RESET_B = LOGIC 1 (NOT RESET)
www.xilinx.com
Appendix A: Default Switch and Jumper Settings
A-2.
1
2 3 4 5
OFF Position = 0
UG810_aA_02_031214
Default
Off
Off
Off
On
Off
Table
A-3.
Description
Schematic
0381502 Page
26
31
31
36
84
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents