Table of Contents
Advertisement
EXG
MOVEC
MOVEC
MOVE
MOVE
MOVE
MOVE
MOVE
MOVE
MOVE
MOVE
MOVEM.W
MOVEM.W
MOVEM.L
MOVEM.L
MOVEP.W
MOVEP.W
MOVEP.L
MOVEP.L
MOVES (Save)
MOVES (Op)
MOVES (Save)
MOVES (Op)
MOVE
MOVE
SWAP
X = There is one bus cycle for byte and word operands and two bus cycles for long
operands. For long bus cycles, add two clocks to the tail and to the number of
cycles.
1
Each bus cycle may take up to four clocks without increasing total execution time.
Cr = Control registers USP, VBR, SFC, and DFC
n = Number of registers to transfer
RL = Register List
< = Maximum time — certain data or mode combinations may execute faster.
NOTE: The MOVES instruction has an additional a save step which other instructions do not
have. To calculate total the instruction time, calculate the Save, the effective
address, and the Operation execution times, and combine in the order listed, using
the equations given in 8.1.6 Instruction Execution Time Calculation.
8.3.5 Arithmetic/Logic Instructions
The arithmetic/logic instruction table indicates the number of clock periods needed to
perform the specified arithmetic/logical instruction using the specified addressing
mode. Footnotes indicate when to account for the appropriate effective address times.
The total number of clock cycles is outside the parentheses. The numbers inside pa-
rentheses (r/p/w) are included in the total clock cycle number. All timing data assumes
two-clock reads and writes.
CPU32
REFERENCE MANUAL
Instruction
Rn, Rm
Cr, Rn
Rn, Cr
CCR, Dn
CCR, 〈CEA〉
Dn, CCR
〈FEA〉, CCR
SR, Dn
SR, 〈CEA〉
Dn, SR
〈FEA〉, SR
〈CEA〉, RL
RL, 〈CEA〉
〈CEA〉, RL
RL, 〈CEA〉
Dn, (d
, An)
16
(d
, An), Dn
16
Dn, (d
, An)
16
(d
, An), Dn
16
〈CEA〉, Rn
〈CEA〉, Rn
Rn, 〈CEA〉
Rn, 〈CEA〉
USP, An
An, USP
Dn
INSTRUCTION EXECUTION TIMING
Head
Tail
2
0
10
0
12
0
2
0
0
2
2
0
0
0
2
0
0
2
−2
4
−2
0
8 + n ∗ 4 (n + 1, 2, 0)
1
0
8 + n ∗ 4 (0, 2, n)
1
0
12 + n ∗ 4(2n + 2, 2, 0)
1
0
10 + n • 4 (0, 2, 2n)
1
2
2
0
1
2
2
0
1
2
1
1
7
1
1
1
9
2
0
0
0
0
4
0
Cycles
4(0/1/0)
14(0/2/0)
14-16(0/1/0)
4(0/1/0)
4(0/1/1)
4(0/1/0)
4(0/1/0)
4(0/1/0)
4(0/1/1)
10(0/3/0)
10(0/3/0)
1
1
10(0/2/2)
11(2/2/0)
14(0/2/4)
19(4/2/0)
3(0/1/0)
11(X/1/0)
3(0/1/0)
12(0/1/X)
2(0/1/0)
2(0/1/0)
6(0/1/0)
MOTOROLA
8-15
Advertisement
Table of Contents
