Motorola CPU32 Reference Manual page 130

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

JSR
Operation:
Assembler
Syntax:
Attributes:
Description:
ing the JSR instruction onto the system stack. Program execution then continues at
the address specified by the instruction.
Condition Codes:
Not affected.
Instruction Format:
15
14
13
0
1
0
Instruction Fields:
Effective Address field — Specifies the address of the next instruction. Only control
addressing modes are allowed as shown:
Addressing Mode
Dn
An
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
MOTOROLA
4-82
Jump to Subroutine
SP – 4 → Sp; PC → (SP)
Destination Address → PC
JSR 〈ea〉
Unsized
Pushes the long word address of the instruction immediately follow-
12
11
10
9
0
1
1
1
Mode
Register
010
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
INSTRUCTION SET
8
7
6
5
0
1
0
Addressing Mode
(xxx).W
(xxx).L
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
JSR
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
Mode
Register
111
000
111
001
111
010
111
011
111
011
REFERENCE MANUAL
0
CPU32

Advertisement

Table of Contents
loading

Table of Contents