Figure 3-2. Memory Mezzanine Block Diagram - Motorola PRPMC750 Installation And Use Manual

Clock
Buffer
10
BANK C
x8
x8
x8
x8
x8
x8
x8
x8
x8

Figure 3-2. Memory Mezzanine Block Diagram

http://www.motorola.com/computer/literature
Memory Expansion Connetor
Address/Control
Buffers
BANK D BANK E
x8
x8
x8
x8
x8
x8
x8
x8
x8
SPD
SPD
Banks E/F
Banks C/D
BANK F
x16 x16
x16 x16
x16 x16
x16 x16
x16 x16
Block Diagram
Series
Resistors
3-9
3