Motorola CPU32 Reference Manual page 263

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

II
These control registers, reserved for future expansion, also reside in CPU
space 3, and are only accessible through the MOVES command. The general
format of this CPU space type is defined as follows:
31
18171615
1211
87
0
10 0 0 0 0 0 0 0 0 0 0 0 0 0 11
1
Icc c c
1M M M M
I A A A A A A A AI
A[15:12] are used as 1 of 16 external chip selects.
A[11: 8] are used as 1 of 16 internal module selects.
A[7:0] are used as 1 of 256 module register addresses.
5.3.1.5 Type 1111 -
Interrupt Acknowledge
Interrupt acknowledge is a CPU space type used for interrupt acknowledge.
A[4:1]
indicate the encoded interrupt level being acknowledged.
31
5
4
1 0
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LEVEL
11
I
MOTOROLA
5-6
PROCESSING STATES
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents