Motorola CPU32 Reference Manual page 204

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

SUBA
Operation:
Assembler
Syntax:
Attributes:
Subtract Address
SUBA
Destination - Source:=:} Destination
SUBA (ea), An
Size
=
(Word, Long)
Description:
Subtracts the source operand from the destination address register and stores the
result in the address register. Word size source operands are sign extended to 32-bit quantities
prior to the subtraction.
Condition Codes:
Not affected.
Instruction Format:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
o
EFFECTIVi ADDRESS
1
0
0
1
REGISTER
OPMODE
MODE
REGISTER
Instruction Fields:
Register field - Specifies the destination, any of the eight address registers.
Opmode field - Specifies the size of the operation:
011 -
Word operation. The source operand is sign extended to a long operand and the
operation is performed on the address register using all 32 bits.
111 -
Long operation.
Effective Address field -
Specifies the source operand. All addressing modes are allowed as
shown:
Addressing Mode
Mode
Dn
000
An
001
(An)
010
(An)
+
011
-(An)
100
(d16, An)
101
(da, An, Xn)
110
(bd, An, Xn)
110
CPU32 REFERENCE MANUAL
Register
Addressing Mode
Reg. number: Dn
(xxx).W
Reg. number: An
(xxx).L
Reg. number: An
#(data)
Reg. number: An
Reg. number: An
Reg. number: An
(d16, PC)
Reg. number: An
(da, PC, Xn)
Reg. number: An
(bd, PC, Xn)
INSTRUCTION SET
Mode
111
111
111
111
111
111
Register
000
001
100
010
011
011
MOTOROLA
4-151
III

Advertisement

Table of Contents
loading

Table of Contents