Motorola DSP56303 User Manual page 274

24-bit digital signal processor
Table of Contents

Advertisement

Internal I/O Memory Map
Table B-2. Internal I/O Memory Map (Continued)(X Data Memory)
Peripheral
16-Bit Address
ESSI 1
Port E
SCI
B-6
24-Bit Address
$FFAC
$FFFFAC
$FFAB
$FFFFAB
$FFAA
$FFFFAA
$FFA9
$FFFFA9
$FFA8
$FFFFA8
$FFA7
$FFFFA7
$FFA6
$FFFFA6
$FFA5
$FFFFA5
$FFA4
$FFFFA4
$FFA3
$FFFFA3
$FFA2
$FFFFA2
$FFA1
$FFFFA1
$FFA0
$FFFFA0
$FF9F
$FFFF9F
$FF9E
$FFFF9E
$FF9D
$FFFF9D
$FF9C
$FFFF9C
$FF9B
$FFFF9B
$FF9A
$FFFF9A
$FF99
$FFFF99
$FF98
$FFFF98
$FF97
$FFFF97
$FF96
$FFFF96
$FF95
$FFFF95
$FF94
$FFFF94
$FF93
$FFFF93
$FF92
$FFFF92
$FF91
$FFFF91
$FF90
$FFFF90
DSP56303 User's Manual
Register Name
ESSI 1 Transmit Data Register 0 (TX10)
ESSI 1 Transmit Data Register 1 (TX11)
ESSI 1 Transmit Data Register 2 (TX12)
ESSI 1 Time Slot Register (TSR1)
ESSI 1 Receive Data Register (RX1)
ESSI 1 Status Register (SSISR1)
ESSI 1 Control Register B (CRB1)
ESSI 1 Control Register A (CRA1)
ESSI 1 Transmit Slot Mask Register A
(TSMA1)
ESSI 1 Transmit Slot Mask Register B
(TSMB1)
ESSI 1 Receive Slot Mask Register A (RSMA1)
ESSI 1 Receive Slot Mask Register B (RSMB1)
Reserved
Port E Control Register (PCRE)
Port E Direction Register (PRRE)
Port E GPIO Data Register (PDRE)
SCI Control Register (SCR)
SCI Clock Control Register (SCCR)
SCI Receive Data Register—High (SRXH)
SCI Receive Data Register—Middle (SRXM)
SCI Receive Data Register—Low (SRXL)
SCI Transmit Data Register—High (STXH)
SCI Transmit Data Register—Middle (STXM)
SCI Transmit Data Register—Low (STXL)
SCI Transmit Address Register (STXA)
SCI Status Register (SSR)
Reserved
Reserved
Reserved

Advertisement

Table of Contents
loading

Table of Contents