Table of Contents
Advertisement
S3C8275X/F8275X/C8278X/F8278X/C8274X/F8274X
P2CONL
— Port 2 Control Register (Low Byte)
Bit Identifier
Reset Value
Read/Write
Addressing Mode
.7–.6
.5–.4
.3–.2
.1–.0
.7
.6
0
0
R/W
R/W
Register addressing mode only
P2.3/SEG28 Configuration Bits
0
0
Input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Alternative function (SEG28)
P2.2/SEG29 Configuration Bits
0
0
Input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Alternative function (SEG29)
P2.1/SEG30 Configuration Bits
0
0
Input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Alternative function (SEG30)
P2.0/SEG31/V
BLDREF
0
0
Input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
Alternative function (SEG31 or V
1
1
.5
.4
0
0
R/W
R/W
Configuration Bits
BLDREF
CONTROL REGISTER
EBH
.3
.2
0
0
R/W
R/W
R/W
)
Set 1, Bank 0
.1
.0
0
0
R/W
4-29
Advertisement
Table of Contents
