Mitsubishi Electric MELSEC iQ-R Series User Manual page 513

Serial communication module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

Address
Purpose
Dec (Hex)
CH1
CH2
8256
8512
For designation
(2040H)
(2140H)
of
programmable
8257
8513
controller CPU
(2041H)
(2141H)
monitoring
function
8258
8514
(2042H)
(2142H)
8259
8515
(2043H)
(2143H)
8260
8516
(2044H)
(2144H)
8261
8517
(2045H)
(2145H)
8262
8518
(2046H)
(2146H)
8263 to
8519 to
Use prohibited
8268
8524
(2047H to
(2147H to
204CH)
214CH)
8269
8525
For designation
(204DH)
(214DH)
of
programmable
controller CPU
monitoring
8270
8526
function
(204EH)
(214EH)
8271
8527
(204FH)
(214FH)
8272
8528
(2050H)
(2150H)
8273,
8529,
8274
8530
(2051H,
(2151H,
2052H)
2152H)
8275
8531
(2053H)
(2153H)
8276
8532
(2054H)
(2154H)
Name
Cycle time units designation
0: 100 ms 1: s 2: min
Cycle time designation (programmable
controller CPU monitoring interval time)
0H : No designation
1H to FFFFH: Programmable controller CPU
monitoring interval time
Programmable controller CPU monitoring
function designation
0: Do not use the function.
1: Fixed cycle send
2: Condition match send
System area
Send pointer designation (For fixed cycle send
and nonprocedural data transmission)
0: No specification
1 to 100: Output head point (send from the nth)
Send the user frames designated in the
following send frame number designation areas
from the designated pointer position.
(addresses: CH1 side = BAH to 11DH, CH2
side = 15AH to 1BDH)
Output quantity designation (for fixed cycle
send and nonprocedural data transmission)
0: No specification
1 to 100:Output quantity (Specify the number of
frame to be transmitted.)
Data No. for connection designation (for fixed
cycle send)
0: No designation
0BB8H to 0BD5H, 8001H to 801FH: Data No.
for connection
System area
Registered word block quantity designation
0: No designation
1 to 10: Number of blocks of word devices
(Up to 10 blocks can be designated in total.)
Registered bit block quantity designation
0: No designation
1 to 10: Number of blocks of bit devices
(Up to 10 blocks can be designated in total.)
CPU error monitoring designation
0: Do not monitor. 1: Monitor.
1st block monitoring device
Monitoring device designation
0: No designation
90H to CCH: Device code
1st block monitoring device
Start device No. specification
0 or more: Start device number
1st block monitoring device
Number of read points specification
0: No specification
1 or more: read point
1st block monitoring device
Monitoring condition specification (judgment
condition specification)
0: No specification
1 or more: Monitoring condition
Defaul
Protocol
t value
MC
Non Bi
Pd
2
R
5H
0
0
R
0
0
R
0
R
0
0
0
0
0
0
APPENDICES APPENDIX
Appendix 3 Buffer Memory
Reference
Page 138 Settings for
Using the
Programmable
Controller CPU
Monitoring Function
A
Page 138 Settings for
Using the
Programmable
Controller CPU
Monitoring Function
511

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents