Clrs - Hitachi SH7750 Programming Manual

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

10.14

CLRS

S Bit Clear
Format
CLRS
Description
This instruction clears the S bit to 0.
Operation
CLRS( )
/* CLRS */
{
S=0;
PC+=2;
}
Example
;Before execution S = 1
CLRS
;After execution
CleaR S bit
Summary of Operation
0 → S
S = 0
System Control Instruction
Instruction Code
0000000001001000 1
Rev. 2.0, 03/99, page 223 of 396
Execution
States
T Bit

Advertisement

Table of Contents
loading

Table of Contents