Fujitsu MB86R02 Jade-D Hardware Manual page 132

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Bit field
Number
Name
24
INT24
(AHB2AXI
(AHBBus))
23-6
(Reserved)
5
INT5 (MBUS2AXI
(Cap) )
4 -1
(Reserved)
(Reserved)
0
7-8
0
There is no interrupt. (initial value)
1
There is an interruption.
This bit is set to '1' if i_int24 becomes '1'.
Clearing is done by writing a '0' to this bit.
If Bit24 of the INT Mask register is set to mask "0", this bit is fixed at "0".
0
There is no interrupt. (initial value)
1
There is an interruption.
Reserved
Writes are ignored. Reads will return a '0' at all times.
This bit is set to '1' if i_int5 becomes '1'.
Clearing is done by writing a '0' to this bit.
If Bit5 of the INT Mask register is set to mask "0", this bit is fixed at "0".
0
There is no interrupt. (initial value)
1
There is an interruption.
Reserved
Writes are ignored. Reads will return a '0' at all times.
Function

Advertisement

Table of Contents
loading

Table of Contents