Download Print this page

Hitachi H8S/2633 Hardware Manual page 584

Advertisement

WOVI1
(Interrupt request signal)
Internal NMI
Interrupt request signal
Internal reset signal*
BUZZ
Legend:
Timer control/status register
TCSR :
Timer counter
TCNT :
Note: *
An internal reset signal can be generated by setting the register
The reset thus generated is a power on reset
Interrupt
control
Overflow
Reset
control
TCNT
Module bus
Figure 15-1 (b) Block Diagram of WDT1
Clock
Clock
select
Internal clock
TCSR
WDT
ø/2
øSUB/2
ø/64
øSUB/4
ø/128
øSUB/8
ø/512
øSUB/16
ø/2048
øSUB/32
ø/8192
øSUB/64
ø/32768
øSUB/128
ø/131072
øSUB/256
Bus
interface
565

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631