Data Clear Processing - Mitsubishi Electric MELSEC-Q Series User Manual

Hide thumbs Also See for MELSEC-Q Series:
Table of Contents

Advertisement

4 SEQUENCE PROGRAM CONFIGURATION & EXECUTION
CONDITIONS

4.6 Data Clear Processing

4 - 14
(1) Data clear
The Basic model QCPU clears all data except for the following, when a reset
operation is performed with RESET/L.CLR switch, or power ON to OFF to ON.
(a)
Program memory data
(b)
Device data with latch specification (latch clear valid)
(c)
Device data with latch specification (latch clear invalid)
(d)
File register data
(e)
Failure history data (when special register SD storage)
Data in (b) is cleared using the remote latch clear from the GX Developer
function.
Refer to Section 7.6.4 for details regarding of the remote latch clear.
(2) Device latch specification
(a)
Specify the device latch (latch range setting) for each device in the device
setting of the PLC parameter.
There are two types of latch range settings:
1)
Valid latch clear key
Sets the latch range that can be cleared with latch-clear operation
using the remote latch clear.
2)
Invalid latch clear key
Sets the latch range that can not be cleared even with latch-clear
operation using the remote latch clear.
(b)
The devices that were set to invalid RESET/L.CLR switch can only be
cleared by an instruction or GX Developer clear operation.
1)
Instruction to clear method
Reset with the RST instruction or send "0" with the MOV/FMOV
instruction.
2)
GX Developer clear method
Clear all device memory in the online PLC memory clear (including
latch).
Refer to the GX Developer operating manual for details of the GX
Developer operation methods.
POINT
To clear file registers or local devices, use the RST instruction to perform a reset
operation, or use the MOV/FMOV instruction to transmit "0".
REMARK
See following manual for the MOV/FMOV instruction.
• QCPU (Q mode)/QnACPU Programming Manual (Common instructions)
MELSEC-Q
4 - 14

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec qcpuMelsec q00jcpuMelsec q00cpuMelsec q01cpu

Table of Contents