Toshiba H1 Series Data Book page 410

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

3.16.3.28 Set Descriptor STALL Register
Set Descriptor STALL
bit Symbol
(07E8H)
Read/Write
After reset
Bit0: S_D_STALL
0: Software control (Default)
1: Automatically STALL
3.16.3.29 Descriptor RAM Register
Descriptor RAM
bit Symbol
(0500H)
Read/Write
(067FH)
After reset
This register sets whether returns STALL automatically in data stage or status
stage for Set Descriptor Request.
7
6
This register is used for store descriptor to RAM. Size of descriptor is 384 bytes.
However, when storing descriptor, write according to descriptor RAM structure
sample.
7
6
D7
D6
R/W
R/W
Undefined
Undefined
This register can Read/Write only following timing; before detect USB_RESET,
during processing SET_DESCRIPTOR request.
SET_DESCRIPTOR request processes from INT_SETUP assert until access EOP
register.
If there is rewriting request of descriptor in SET_DESCRIPTOR, process request
following sequence.
1)
Read descriptor that is transferred by SET_DESCRIPTOR requests every packet.
2)
When reading descriptor number of last packet finished, write all descriptors to
RAM for descriptor.
3)
When writing finished, execute INIT_DESCRIPTOR of COMMAND register.
4)
When all process finished, access EOP register, and finish status stage.
5)
When INT_STAS is received, it shows normal finish of status stage.
If USB_RESET is detected, it starts reading automatically. Therefore, when it
connect to host, executing of INIT_DESCRIPTOR command is not needed.
5
4
5
4
D5
D4
R/W
R/W
Undefined
Undefined
Undefined
92CZ26A-407
TMP92CZ26A
3
2
1
3
2
1
D3
D2
D1
R/W
R/W
R/W
Undefined
Undefined
0
S_D_STALL
W
0
0
D0
R/W
Undefined

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents