Mitsubishi Electric AJ71C24-S6 User Manual page 270

Melsec-4 computer link module
Table of Contents

Advertisement

10. COMMUNICATIONS IN THE BIDIRECTIONAL MODE
MELSEC-A
(3)
Data receive processing
Turns ON read
request signal Xnl
C
after the set data
length has been
received.
heck sum disabled
I
I
-
Received data read request Xnl
Received data read completed Y p + q 1
PC CPU (program)
Computer
(4)
Data receive program examples
xample 1 Check sum enabled,
in
word units (buffer memory area allocation: default)
I
*o store "AJ71C24 [
I",
received from a computer, t o D O to D4 of a PC CPU.
AJ71C24
I 1 0
address: 1AO to 1 BF)
Data
length
Computer
AJ71 C24
Data
area
Received data read
request
XA1
\
Received
data length
Received data read
i s stored
completed
YlBl
PC CPU (program)
FROM
processing
PC CPU program example
AJ71C24 buffer
memory
Sequence program
data memory

Advertisement

Table of Contents
loading

Table of Contents