15 CLOCK TIMER (TC)
15.3 Clock Timer Resetting
Reset the clock timer by writing 1 to the CTRST bit (D4/CT_CTL register). This clears the counter to 0.
∗ CTRST: Clock Timer Reset Bit in the Clock Timer Control (CT_CTL) Register (D4/0x5000)
Apart from this operation, the counter is also cleared by initial resetting.
EPSON
S1C17001 TECHNICAL MANUAL
179