Download Print this page

Sharp SL-5500 Service Manual page 20

Personal mobile tool
Hide thumbs Also See for SL-5500:

Advertisement

2-6. TIMING CONTROL IC (LZ9GG314)
(1) FEATURES
The LZ9GG314 is a timing control IC for TFT-LCD modules.
Applicable model: Modules using QVGA pixel digital driver
(1) Generates, by inputting the clock signal, horizontal synchronous
signal, and vertical synchronous signal, the following signals which
synchronize with them:
1) Source driver drive signals: CLK, SPL, SPR, LP, PS
2) Gate driver drive signals: CLS, SPS
3) Signal for generating common electrode drive signal: REV
4) Base signal generation signal: REVV0
(2) Capable of inverting the display screen upside down and horizon-
tally.
(2) PIN CONFIGURATION DIAGRAM
54
55
OR4
OR3
OR2
OR1
OR0
L Z 9 G G 3 1
GND
CLS
SPS
VDD
GND
UBL
VRVE
N.C.
N.C.
TV
TESTI
HS
72
VS
1
(3) SIGNAL DESCRIPTION
Pin
Signal
No.
name
1
DCLK
Data clock signal input pin
2
TESTI
Test input pin. Usually set to H
3
R0
Red data signal input pin
4
R1
Red data signal input pin
5
R2
Red data signal input pin
6
R3
Red data signal input pin
7
R4
Red data signal input pin
8
R5
Red data signal input pin (MSB)
9
GND
Grounding power supply pin
10
VDD
Power supply input pin
11
G0
Green data signal input pin
12
G1
Green data signal input pin
13
G2
Green data signal input pin
14
G3
Green data signal input pin
15
G4
Green data signal input pin
16
G5
Green data signal input pin (MSB)
17
TESTI
Test input pin. Usually set to H
18
B0
Blue data signal input pin (LSB)
19
B1
Blue data signal input pin
20
B2
Blue data signal input pin
21
B3
Blue data signal input pin
37
LP
36
SPL
LBR
SPR
PS
REVV0
REV
RESET
GND
VDD
ENAB
HRVE
TESTI
B5
B4
B3
B2
B1
19
18
Description
I/O
SL-5500 HARDWARE DESCRIPTION
Pin
Signal
No.
name
22
B4
Blue data signal input pin
23
B5
Blue data signal input pin (MSB)
24
TESTI
Test input pin. Usually set to H
25
HRVE
Right and left inversion setting pin. Usually set
to H. Set to L for inversion.
26
ENAB
Horizontal display position signal input pin
27
VDD
Power supply input pin
28
GND
Grounding power supply pin
29
RESET
Initialization reset signal input pin. Give the sig-
nal which changes L level to H level and holds it
when power is turned on
30
REV
Common electrode generation signal output pin
31
REVV0
Base voltage generation signal output pin
32
PS
Source driver control signal output pin
33
SPR
Source driver start signal output pin. (High
impedance other than when it is used for right
and left inversion and ordinary display.)
34
LBR
Right and left inversion display control signal
output pin
HRVE
35
SPL
Source driver start signal output pin
(High impedance other than when it is used for
right and left inversion and ordinary display.)
36
LP
Source driver data transfer signal output pin
37
CLK
Source driver clock signal output pin
38
GND
Grounding power supply pin
39
OB5
Source driver blue data signal output pin (MSB)
40
OB4
Source driver blue data signal output pin
41
OB3
Source driver blue data signal output pin
42
OB2
Source driver blue data signal output pin
43
OB1
Source driver blue data signal output pin
I
44
OB0
Source driver blue data signal output pin (LSB)
I
45
VDD
Power supply input pin
I
46
GND
Grounding power supply pin
I
47
OG5
Source driver green signal output pin (MSB)
I
48
OG4
Source driver green signal output pin
I
49
OG3
Source driver green signal output pin
I
50
OG2
Source driver green signal output pin
51
OG1
Source driver green signal output pin
52
OG0
Source driver green signal output pin (LSB)
I
53
GND
Grounding power supply pin
I
54
OR5
Source driver red data signal output pin (MSB)
I
55
OR4
Source driver red data signal output pin
I
56
OR3
Source driver red data signal output pin
I
57
OR2
Source driver red data signal output pin
I
58
OR1
Source driver red data signal output pin
I
59
OR0
Source driver red data signal output pin (LSB)
I
60
GND
Grounding power supply pin
I
61
CLS
Gate driver clock signal output pin
I
62
SPS
Gate driver start signal output pin
I
63
VDD
Power supply input pin
I
– 19 –
PC-UM10M
Description
When set to H: H level output
When set to L: L level output
I/O
I
I
I
I
I
I
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O

Advertisement

loading