Uart Register Description - Siemens ERTEC200 Manual

4.6.2

UART Register Description

UARTDR
Description UART data registers
Bit No. Name
7 – 0 -------
NOTE: When data are received, the UARTDR data register must be read out first and then the UARTRSR error register.
UARTRSR/UARTECR
Description UART receive status register (read)
UART receive error clear register (write)
Bit No. Name
7 – 0 ------- (Write)
0 FE (Read)
1 PE (Read)
2 BE (Read)
3 OE (Read)
7 – 4 ------- (Read)
NOTE: When new data are displayed, the UARTDR data register must be read out first and then the UARTRSR error
register. The error register is not updated until the data register is read.
Copyright © Siemens AG 2007. All rights reserved.
Technical data subject to change
R/W Addr.: 0x4000_2300
Description
WRITE:
If FIFO is enabled, the written data are entered in the FIFO.
-
- If FIFO is disabled, the written data are entered in the Transmit holding register
(the first word in the Transmit FIFO).
READ:
- If FIFO is enabled, the received data are entered in the FIFO.
If FIFO is disabled, the received data are entered in the Receive holding register
-
(the first word in the RECEIVE FIFO).
R/W Addr.: 0x4000_2304
Description
Framing errors, parity errors, break errors, and overrun errors are deleted.
Framing error = 1
Received character does not have a valid stop bit
Parity error = 1
Parity of received character does not match the assigned parity in
the UARTLCR_H register Bit 2.
Break error = 1
A break was detected. A break means that the received data are at
LOW for longer than a standard character with all control bits.
Overrun-Error = 1
If the FIFO is full and a new character is received.
Reserved
Value is undefined
50
Default: 0x--
Default: 0x00
ERTEC 200 Manual
Version 1.1.0