Download Print this page

Toshiba TLCS-900/H1 Series Manual page 421

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

TB0MOD
Bit symbol
(1182H)
Read/Write
Reset State
Read-modify
Function
-write
instruction is
prohibited.
TMRB0 Mode Register
7
6
TB0CP0I
R/W
0
0
Always write "0"
Execute
software
capture
0: Software
capture
1:
Undefined
Figure 3.18.3 The Registers for TMRB0
5
4
3
TB0CPM1
TB0CPM0
W*
1
0
0
Capture timing
00: Disable
01: Reserved
10: Reserved
11: TA1OUT↑
TA1OUT↓
TMRB0 source clock
00
Reserved
φT1
01
φT4
10
φT16
11
Up counter clear control
0
Disable
1
Enable clearing on match with TB0RG1H/L
Capture/interrupt timing
00
Disable
01
Reserved
10
Reserved
11
Capture to TB0CP0H/L at rising edge of TA1OUT
Capture to TB0CP1H/L at falling edge of TA1OUT
Software capture
0
The value in the up counter is captured to
TB0CP0H/L.
1
Undefined
92CH21-419
TMP92CH21
2
1
TB0CLE
TB0CLK1
TB0CLK0
R/W
0
0
Control
TMRB0 source clock
up counter
00: Reserved
01: φT1
0: Disable
clearing
10: φT4
1: Enable
11: φT16
clearing
2009-06-19
0
0

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21