Hitachi SH7750 Programming Manual page 299

High-performance risc engine superh (sh) 32-bit risc mcu/mpu series
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

FSQRT Special Cases
FRn
+NORM
–NORM
+0
–0
+INF
–INF
qNaN
sNaN
FSQRT(FRn) SQRT
Invalid
+0
–0
+INF
Invalid
qNaN
Invalid
Note: When DN = 1, the value of a denormalized number is treated as 0.
Possible Exceptions:
• FPU error
• Invalid operation
• Inexact
Rev. 2.0, 03/99, page 285 of 396

Advertisement

Table of Contents
loading

Table of Contents