Ddrsdram Block Diagram - Samsung DSB-S300G Service Manual

Block Diagrams
8-3 U301 (DDRSDRAM) Block Diagram
CKE
Control Logic
CK
CK
CS
command
WE
Decode
CAS
RAS
Mode
Registers
13
15
15
A0-A12,
10
Column-address
BA0, BA1
8-4
13
8192
13
2
2
9
1
Conuter/Latch
COL0
This Document can not be used without Samsung's authorization.
Bank3
Bank2
Bank1
Bank0
Memory
Array
(8192x512x32)
32
Sense Amplifier
16384
32
I/O GATING
DM Mask Logic
Write
512(x32)
32 FIFO
Column
Drivers
Decoder
CK,CK
CK, CK
DLL
Data
16
Mux
16
16
1
DOS
Generator
COL0
DQS
Input
Regiser
1
1
Mask
2
1
1
2
16
16
&
Data
16
16 16
32
COL0
2
DQ0-
DQ15,
LDM,
UDM
LDQS,
UDQS
Samsung Electronics