Hitachi HD64411 Q2 User Manual page 148

Quick 2d graphics renderer
Table of Contents

Advertisement

Bits 3 to 0—Refresh Cycles (REF3 to REF0): These bits specify the number of cycles
for which refreshing is performed within one raster in the display screen area.
Bit 3:
Bit 2:
R E F 3
R E F 2
0
0
1
1
0
1
Bit 1:
Bit 0:
R E F 1
R E F 0
0
0
1
1
0
1
0
0
1
1
0
1
0
0
1
1
0
1
0
0
1
1
0
1
Description
Refresh timing is not output
Number of refresh cycles = 1
Number of refresh cycles = 2
Number of refresh cycles = 3
Number of refresh cycles = 4
Number of refresh cycles = 5
Number of refresh cycles = 6
Number of refresh cycles = 7
Number of refresh cycles = 8
Number of refresh cycles = 9
Number of refresh cycles = 10
Number of refresh cycles = 11
Number of refresh cycles = 12
Number of refresh cycles = 13
Number of refresh cycles = 14
Number of refresh cycles = 15
(Initial value)
141

Advertisement

Table of Contents
loading

Table of Contents