NEC 78K0 User Manual page 131

(2) Capture/compare control register 00 (CRC00)
This register controls the operation of the 16-bit timer capture/compare registers (CR000, CR010).
CRC00 can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears CRC00 to 00H.
Figure 6-6. Format of Capture/Compare Control Register 00 (CRC00)
Address: FFBCH After reset: 00H
Symbol 7
CRC00 0
CRC002
0
1
CRC001
0
1
CRC000
0
1
Cautions 1. Timer operation must be stopped before setting CRC00.
2. When the mode in which clear & start occurs on a match between TM00 and CR000 is
selected with 16-bit timer mode control register 00 (TMC00), CR000 should not be specified
as a capture register.
3. The capture operation is not performed if both the rising and falling edges are specified as
the valid edge of TI000.
4. To ensure that the capture operation is performed properly, the capture trigger requires a
pulse two cycles longer than the count clock selected by prescaler mode register 00
(PRM00).
(3) 16-bit timer output control register 00 (TOC00)
This register controls the operation of the 16-bit timer/event counter 00 output controller. It sets/resets the timer
output F/F (LV00), enables/disables output inversion and 16-bit timer/event counter 00 timer output,
enables/disables the one-shot pulse output operation, and sets the one-shot pulse output trigger via software.
TOC00 can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears TOC00 to 00H.
CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
R/W
6 5
0 0
CR010 operating mode selection
Operates as compare register
Operates as capture register
Captures on valid edge of TI010
Captures on valid edge of TI000 by reverse phase
CR000 operating mode selection
Operates as compare register
Operates as capture register
User's Manual U16227EJ2V0UD
4 3 2
0 0 CRC002
CR000 capture trigger selection
1 0
CRC001 CRC000
131