Motorola DSP96002 User Manual page 37

32-bit digital signal processor
Table of Contents

Advertisement

address output multiplexers are shared by the DMA and the AGU. The output multiplexers are time multi-
plexed – the first half instruction cycle is assigned to DMA transfers while the second half cycle is assigned
to core transfers.
3 - 14
DSP96002 USER'S MANUAL
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents