Motorola DSP96002 User Manual page 105

32-bit digital signal processor
Table of Contents

Advertisement

HI Interrupt Sources (96002 side)
INTERRUPT SOURCE
Receive Data Full
Transmit Data Empty
X Memory Read
Y Memory Read
P Memory Read
X Memory Write
Y Memory Write
P Memory Write
Host Command
Receive Data Full
Transmit Data Empty
Transmitter Ready
7.4.8.2
HCR Host Transmit Interrupt Enable (HTIE) Bit 1
The Host Transmit Interrupt Enable (HTIE) bit is used to enable the Host Transmit Data interrupt when the
Host Transmit Data Empty (HTDE) status bit in the Host Status Register (HSR) is set. When HTIE is
cleared, HTDE interrupts are disabled. When HTIE is set, the Host Transmit Data interrupt request will occur
if HTDE is set. HTIE is cleared by HW/SW reset.
7.4.8.3
HCR Host Command Interrupt Enable (HCIE) Bit 2
The Host Command Interrupt Enable (HCIE) bit is used to enable Host Command vectored DSP96002 in-
terrupts when the Host Command Pending (HCP) status bit in the Host Status Register (HSR) is set. When
HCIE is cleared, HCP interrupts are disabled. When HCIE is set, the Host Command interrupt request will
occur if HCP is set. The starting address of this interrupt is determined by the Host Vector (HV). HCIE is
cleared by HW/SW reset.
7.4.8.4
HCR Host Flag 2 (HF2) Bit 3
The Host Flag 2 (HF2) bit is used as a general purpose flag for DSP96002 to host processor communica-
tion. HF2 may be set or cleared by the DSP96002. HF2 Status can be read in the ICS register by the host
processor. HF2 is cleared by HW/SW reset.
7.4.8.5
HCR Host Flag 3 (HF3) Bit 4
The Host Flag 3 (HF3) bit is used as a general purpose flag for DSP96002 to host processor communica-
tion. HF3 may be set or cleared by the DSP96002. HF3 Status can be read in the ICS register by the host
processor. HF3 is cleared by HW/SW reset.
MOTOROLA
STATUS
HRDF
HRIE
HTDE
HTIE
HXRP
HXRE
HYRP
HYRE
HPRP
HPRE
HXWP
HXWE
HYWP
HYWE
HPWP
HPWE
HCP
HCIE
Host Processor
H
H
R SOURCE
Figure 7-13. HI Interrupt Structure
DSP96002 USER'S MANUAL
MASK
Exception
Port A
$00000020
$00000022
$00000024
$00000026
$00000028
$0000002A
$0000002C
$0000002E
2*HV ($00000000-$000001FE)
R Structure
STATUS
MASK
RXDF
RREQ
TXDE
TREQ
TRDY
TYEQ
Starting Address
Port B
$00000030
$00000032
$00000034
$00000036
$00000038
$0000003A
$0000003C
$0000003E
7 - 19

Advertisement

Table of Contents
loading

Table of Contents