Toshiba H1 Series Data Book page 699

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

(3) Memory controller (4/4)
Symbol
Name
Address
Page
ROM
PMEMCR
0166H
control
register
Adjust for
Timing of
CSTMGC
0168H
control
signal
Adjust for
Timing of
0169H
WRTMGCRR
control
signal
Adjust for
Timing of
016AH
RDTMGCR0
control
signal
Adjust for
Timing of
016BH
RDTMGCR1
control
signal
Boot Rom
BROMCR
Control
016CH
register
RAM
RAMCR
Control
016DH
register
7
6
5
TACSEL1 TACSEL0
0
Select area to
change timing
00:CS0
10:CS2
TCWSEL1 TCWSEL0
0
Select area to
change timing
00:CS0
10:CS2
B1TCRS1
B1TCRS0
B1TCRH1
0
0
0
Select delay time(TCRS)
Select delay time(TCRH)
×
00:0.5
f
00:0
SYS
×
01:1.5
f
01:1
SYS
×
10:2.5
f
10:2
SYS
×
11:3.5
f
11:3
SYS
B3TCRS1
B3TCRS0
B3TCRH1
0
0
0
Select delay time(TCRS)
Select delay time(TCRH)
×
00:0.5
f
00:0 x
SYS
×
01:1.5
f
01:1
SYS
×
10:2.5
f
10:2
SYS
×
11:3.5
f
11:3
SYS
92CZ26A-696
4
3
OPGE
OPWR1
R/W
0
0
ROM
Wait number on page
page
00: 1 CLK (n-1-1-1 mode)
access
01: 2 CLK (n-2-2-2 mode)
0: Disable
10: 3 CLK (n-3-3-3 mode)
1: Enable
11: Reserved
R/W
0
01:CS1
11:CS3
TCWS1
R/W
0
0
Select delay time(TCWS)
×
00:0.5
f
SYS
×
01:CS1
01:1.5
f
SYS
×
11:CS3
10:2.5
f
SYS
×
11:3.5
f
SYS
B1TCRH0
B0TCRS1
R/W
0
0
Select delay time(TCRS)
×
×
f
00:0.5
f
SYS
SYS
×
×
f
01:1.5
f
SYS
SYS
×
×
f
10:2.5
f
SYS
SYS
×
×
f
11:3.5
f
SYS
SYS
B3TCRH0
B2TCRS1
R/W
0
0
Select delay time(TCRS)
×
×
f
00:0.5
f
SYS
SYS
×
×
f
01:1.5
f
SYS
SYS
×
×
f
10:2.5
f
SYS
SYS
×
×
f
11:3.5
f
SYS
SYS
TMP92CZ26A
2
1
0
OPWR0
PR1
PR0
0
1
0
Byte number in a page
00: 64 bytes
01: 32 bytes
10: 16 bytes
11: 8 bytes
TAC1
TAC0
R/W
0
0
Select delay time(TAC)
00:0 × f
SYS
01:1 × f
SYS
10:2 × f
SYS
11:Reserved
TCWS0
TCWH1
TCWH0
0
0
Select delay time(TCWH)
×
00:0.5
f
SYS
×
01:1.5
f
SYS
×
10:2.5
f
SYS
×
11:3.5
f
SYS
B0TCRS0
B0TCRH1
B0TCRH0
0
0
Select delay time(TCRH)
×
00:0
f
SYS
×
01:1
f
SYS
×
10:2
f
SYS
×
11:3
f
SYS
B2TCRS0
B2TCRH1
B2TCRH0
0
0
Select delay time(TCRH)
×
00:0
f
SYS
×
01:1
f
SYS
×
10:2
f
SYS
×
11:3
f
SYS
CSDIS
ROMLESS
VACE
R/W
1
0/1
1/0
Boot
Vector
Nand-Flash
ROM
address
Area CS
0: Use
0: Disable
Output
0:enable
1: No use
1: Enable
1:disable
R/W
Always
write "1"
0
0
0
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents