Toshiba H1 Series Data Book page 365

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

b. If <MST> = 0 (Slave Mode)
In the slave mode the TMP92CZ26A operates either in normal slave mode or in
slave mode after losing arbitration.
In the slave mode, an INTSBI interrupt request occurs when the TMP92CZ26A
receives a slave address or a GENERAL CALL from the master device, or when a
GENERAL CALL is received and data transfer is complete, or after matching
received address. In the master mode, the TMP92CZ26A operates in a slave mode
if it losing arbitration. An INTSBI interrupt request occurs when a word data
transfer terminates after losing arbitration. When an INTSBI interrupt request
occurs the <PIN> is cleared to "0" and the SCL pin is pulled down to the Low-level.
Either reading/writing from/to the SBIDBR or setting the <PIN> to "1" will
release the SCL pin after taking t
Check the SBISR<AL>, <TRX>, <AAS>, and <AD0> and implements processes
according to conditions listed in the next table.
Example: In case matching slave address in slave receive mode, direction bit is "1".
INTSBI interrupt
if TRX = 0
Then shift to other process
if AL = 1
Then shift to other process
if AAS = 0
Then shift to other process
7 6 5 4 3 2 1 0
← X X X 1 X X X X
SBICR1
← X X X X X X X X
SBIDBR
Note: X: Don't care
time.
LOW
Set the bit number of transmit.
Set the data of transmit.
92CZ26A-362
TMP92CZ26A

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents