Casio KL-1500 Service Manual And Parts List page 9

Table of Contents

Advertisement

LCD driver (HD44105H) : LSI201
N o
1~12, 41~60
13
14
15, 16
17~19
20
21
22
23
24
25
26, 27
28
29
30, 32, 35
31
33
34
36
37~40
LCD driver (HD44102CH) : LSI202
N o
1~22, 24~40, 70~80
23, 62
41
42
43
44~46
47
48
49
50~57
58
59
60, 61
63
64
65
66~69
N a m e
I / O
X1~X32
O
DL
I / O
GND
FS1, FS2
I
DS1~DS3
I
C
R
CR
STB
I
SHL
I
M/S
I
ø1, ø2
O
FRM
O
VCC
NC
M
I/O
CL
I/O
DR
I/O
VEE
V1~V4
N a m e
I / O
Y1~Y50
O
NC
VCC
I
BS
I
RST
I
CS1~CS3
I
E
I
R/W
I
D/I
I
DB0~DB7
I/O
FRM
I
CL
I
ø1, ø2
M
I
GND
VEE
V1~V4
LCD drive output
I/O pin for 2 way shift register and shift data
Ground
Select frequency
Select display duty
Oscillator
Oscillator
Oscillator
Input pin for test use
2 way shift register, select shift direction
Master/slave switching
M/S=H : master mode
M/S= L : slave mode
Output pin to HD44102CH operation clock. The
frequency is half the frequency of the oscillator.
Display synchronize signal (frame signal)
+5V source
Not used
LCD drive alternating signal
Shift register shift clock
Output at master
Input at slave
I/O pin for 2 way shift register and shift data
Power source for LCD drive circuit. 0~+5.5V
LCD drive level power
V1, V2 : Selecting level
V3, V4 : No selecting level
Table-2
LCD drive output signal
Not used
+5V source
Bus select
BS=L : DB0~DB7 work at 8-bit
BS=H : DB4~DB7 are only active a 4-bit.
8-bit data is split in two and accessed in order.
Reset signal. Set RST signal to low level and display is
turned off.
Chip select
Enable
R/W=L : latches E fall DB0~DB7
R/W=H : E=H sends data to DB0~DB7
Read/Write
R/W=H : Sends data to DB0~DB7 when E=H, CS2, 3=H
R/W=L : Receive from DB0~DB7 when CS2,3=H or
CS1=H
Data/Instruction
D/I=H : Indicates that DB0~DB7 data is display data
D/I=L : Indicates that DB0~DB7 data is display control
data
Data bus
Display synchronize signal (frame signal)
When FRM=H, the 5-bit display line counter is reset, and
synchronizes the common signal and frame timing.
Display synchronize signal. Synchronizes with the rise
of the CL signal, and sends the liquid crystal signal for
the display data.
2 phase clock for internal operation
Alternating signal for LCD drive output
Ground source
Power source for LCD. 0~+5V.
Level power for LCD drive.
V1 / V2 : Selecting level.
V3 / V4 : No selecting level.
Table-3
— 7 —
Function
Function

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents