Clock - Philips DVDR880/001 Service Manual

EN 202 9. DVDR880-890 /0X1
Pin # Name
65-72 G/YOUT
9-0
75-76
93-94 B/CbOUT
9-0
97-104
77-83 R/CrOUT
9-0
86-88
116 CCLKO
117 YCLKO
89 VREFO
90 HREFO
91 VSYNC/
CREFO
92 H/CSYNCO Horizontal or composite sync output. This signal provides the horizontal sync function for
108 FSYNC
110 FILM
Circuit-, IC Descriptions and List of Abbreviations
Description
Green or luminance output bus. In the RGB mode this output is the Green signal and in the
YCbCr mode it is the Y signal. The mode is set by the OFORMAT
overridden by the OFmtOvr bit, bit 3 in register 07
2
changed via the I C bus. Please refer to the description of register 07
is clocked out on the falling edge of YCLKO.
Blue or Cb chrominance output bus. In the RGB mode this output is the Blue signal, in the
Y Cb Cr mode it is the Cb signal. The mode is set by the OFORMAT
overridden by the OFmtOvr bit, bit 3 in register 07
2
changed via the I C bus. Please refer to the description of register 07
used in the multiplexed modes are set by means of bit 5 in register 08
out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of
YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of
MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.
Red or Cr chrominance output bus. In the RGB mode this output is the Red signal, in the
YCbCr mode it is the Cr signal. The mode is set by the OFORMAT
overridden by the OFmtOvr bit, bit 3 in register 07
2
changed via the I C bus. Please refer to the description of register 07
used in the multiplexed modes are set by means of bit 5 in register 08
out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of
YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of
MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.
Chroma output sampling clock. This clock is derived from PIXCLK and will be at half the
frequency of YCLKO. In 30-bit 4:2:2 output mode the chroma output signals will change on
the falling edge of YCLKO prior to the next rising edge this clock.
Luma output sampling clock. This clock is derived from PIXCLK and is double the
frequency of PIXCLK. In 30-bit and 20-bit output modes the output signals will change on the
falling edge of this clock.
Start of active field or frame indicator. This signal goes high to indicate the first active line
in each field or frame and goes low during the vertical blanking interval. The polarity and timing
of this signal are programmable.
Start of active line indicator output. This signal goes high to indicate the first active pixel in
each line and goes low during the horizontal blanking interval. The polarity and timing of
this signal are programmable.
Vertical sync output. This signal provides the vertical sync function for the outputs. Its
polarity is programmable to be active high or active low. It can also be programmed to be a
composite reference for applications requiring this instead of sync.
the outputs. Its polarity is programmable to be active high or active low. This signal can also
be programmed to be the composite sync output, CSYNC.
Film mode sync output. When film mode is detected this pin will toggle in sync with the 3:2
(NTSC) or 2:2 (PAL and 30 Hz film in NTSC) pulldown sequence detected in the source.
Film mode detector output. This pin will be set high when the FLI2200 detects that the video
input was converted from 24 fps film with a teleciné machine. If film mode is not detected this
pin will be set low.
pins. This can be
2-0
, allowing this function to be set or
H
for details. The signal
H
pins. This can be
2-0
, allowing this function to be set or
H
for details. The busses
H
. The signal is clocked
H
pins. This can be
2-0
, allowing this function to be set or
H
for details. The busses
H
. The signal is clocked
H