Digital Board: Analog Board Cons. Video In/Out; (Diagram 6) - Philips DVDR880/001 Service Manual

Dvd video recorder
Table of Contents

Advertisement

Circuit Diagrams and PWB Layouts
Digital Board: Analog Board Cons. Video In / Output
1
2
3
Analog Board Cons.
Video In / Output
I629
A
5606
+5V_Buffer
+5V
4u7
2632
GNDD
100n
I642
GNDD
3615
7602
BC847B
100R
I665
I643
2634
3636
I644
CVBS OUT B VIP
B
22n
180R
-5V_Buffer
GNDD
C
VIDEO_OUT
D
DV_IN_DATA(0:7)
DIVIO
1603
84816
I618
2
1
I628
E
4
3
I630
6
5
I631
8
7
I632
10
9
I634
12
11
I636
14
13
I646
16
15
I657
F
DV IN CLK
18
17
20
19
DV IN HS
I658
22
21
DV IN VS
24
23
VSM UART2 CTSn
26
25
+3V3
GNDD
+3V3
28
27
+3V3
+3V3
30
29
OPTION
+3V3
G
32
31
4600
OPTION
AE BCLK
AE BCLK DV
4601
34
33
AE DATAI DV
OPTION
AE DATAI
36
35
4602
AE WCLK
AE WCLK DV
38
37
40
39
+5V
+5V
42
41
+5V
+12V
I659
44
43
RESETn DVIO
H
46
45
UART2
48
47
VSM UART2 RTSn
LOAD DVN
50
49
52
51
VSM UART2 RX
VSM UART2 TX
54
53
56
55
58
57
I
60
59
GNDD
GNDD
1
2
3
DVDR880-890 /0X1
7.
4
5
6
7
VIP ANALOG VIDEO INPUT
I651
I645
2608
CVBS Y IN A
100n
I652
2609
3629
CVBS Y IN B
CVBS Y IN
100n
180R
I653
2629
CVBS Y IN C
100n
CVBS OUT B
GNDD
I656
2628
I647
C IN VIP
3630
C IN
180R
100n
GNDD
{V IN,U IN,Y IN,C IN,CVBS Y IN}
+5V_Buffer
2600
100n
GNDD
5600
I621
7600
12u
BC847B
CVBS OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
-5V_Buffer
+5V_Buffer
2610
100n
GNDD
I624
5603
Y OUT
7603
12u
BC847B
Y OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
-5V_Buffer
+5V_Buffer
2620
100n
GNDD
5602
I626
C OUT
7605
12u
BC847B
C OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
-5V_Buffer
4
5
6
7
EN 133
8
9
10
AUDIO ENCODER
DATA STREAM BUS
I649
I660
2618
Y IN VIP
100n
I650
2613
3605
Y IN
G IN VIP
100n
1R
OPTION
AUDIO OUT
GNDD
I654
2614
I663
U IN VIP
100n
I655
2633
3631
U IN
B IN VIP
100n
1R
OPTION
GNDD
I627
2635
I668
V IN VIP
100n
I633
2619
3610
V IN
R IN VIP
100n
1R
OPTION
GNDD
+5V_Buffer
2605
100n
GNDD
5605
I622
B OUT
7606
12u
BC847B
B OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
{R OUT B,G OUT B,B OUT B,C OUT B,CVBS OUT B,Y OUT B}
-5V_Buffer
+5V_Buffer
2615
100n
GNDD
5601
I623
G OUT
7601
12u
BC847B
G OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
I670
5607
-5V_Buffer
-5V_Buffer
-5V
4u7
+5V_Buffer
2625
100n
GNDD
GNDD
5604
I625
R OUT
7604
12u
BC847B
R OUT B
1%
1%
GNDD
GNDD
GNDD
GNDD
-5V_Buffer
8
9
10
11
12
13
14
I664
22
AE BCLK
I671
21
AE WCLK
AE DATAI
20
I603
19
18
I661
I635
17
3623
AE ACLK
16
100R
I662
3625
I637
15
AD BCLK
14
100R
I638
13
3635
AD WCLK
12
100R
I639
I666
11
3637
AD DATAO
I640
10
100R
I667
9
3604
AD ACLK
I609
8
100R
MUTEN
7
+3V3
6
+5V
I611
5
I613
4
OPTION
3
GNDD
GNDD
GNDD
2
GNDD
GNDD
1
1602
VDD_125
7202-C
74HCT125D
14
GNDD
I669
I641
3600
9
8
AD SPDIF33
56R
7
10
GNDD
GNDD
1601
I600
V IN
22
I601
21
U IN
20
I602
19
Y IN
18
I604
17
C IN
16
I605
15
CVBS Y IN
14
13
12
I606
CVBS OUT B
11
I607
10
Y OUT B
9
I608
8
C OUT B
7
I610
6
R OUT B
5
I612
4
G OUT B
3
I614
2
B OUT B
1
GNDD
UART1
1600
FMN
I615
IRESET_DIG
10
VSM UART1 RX
9
VSM UART1 TX
8
VSM UART1 CTSn
7
VSM UART1 RTSn
6
I616
IOn
5
I617
ANA_WE
I619
4
BE_FAN
3
VIP_FB
2
1
GNDD
CL 16532145_027.eps
11
12
13
14
1600
H14
7202-C D12
1601
D14
7600
E6
1602
C14
7601
G10
1603
E2
7602
B3
2600
E6
7603
G6
2601
E5
7604
I10
2602
E5
7605
I6
2603
C12
7606
E10
A
2604
C13
2605
E10
2606
E9
2607
E9
2608
A6
2609
A6
2610
G6
2611
G5
2612
G5
2613
A9
B
2614
B9
2615
F10
2616
G9
2617
G9
2618
A9
2619
C9
2620
H6
2621
I5
2622
I5
C
2623
C12
2624
C12
2625
H10
2626
I9
2627
I9
2628
C6
2629
A6
2630
A2
2631
C12
D
2632
A2
2633
B9
2634
B2
2635
C9
2636
H9
3600
D13
3601
E5
3602
E6
3603
F6
E
3604
B12
3605
A10
3606
E8
3607
E9
3608
F10
3609
A9
3610
C10
3611
G5
3612
G6
F
3613
H6
3614
C9
3615
B3
3616
G8
3617
G9
3618
G10
3619
B2
3620
F1
3621
I5
G
3622
I6
3623
A12
3624
I6
3625
A12
3626
I8
3627
I9
3628
I10
3629
A6
3630
C6
H
3631
B10
3632
B6
3633
C6
3634
B9
3635
B12
3636
B2
3637
B12
3638
B3
4600
G3
4601
G1
I
4602
G3
5600
E5
5601
G9
5602
I5
5603
G5
5604
I9
5605
E9
221101
5606
A2
5607
H9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents