Table of Contents
Advertisement
II
8.4 DC ELECTRICAL CHARACTERISTICS
All specifications are valid under the following conditions: VOO=4.75 V to 5.25 V, VSS=O V, TA=TL to TH and 130 pF total
capacitance on output pins.
Characteristic
Symbol
Min
Max
Unit
Input High Voltage (Except System Clock)
VIH
2.0
VOO
V
Input low Voltge (Except System Clock)
Vil
VSS-0.3
0.8
V
Input High Voltage (System Clock)
VCIH
2.4
VOO
V
Input low Voltage (System Clock)
VCll
VSS-0.3
0.5
V
Input leakage Current @5.25 V
lin
-
20
I1A
Input Capacitance
Cin
-
13
pF
(Vin=OV, TA=25°C, F=1 MHz)
Three-State leakage Current @2.4/0.5 V
ITSI
-
20
I1A
Open-Drain leakage Current @2.4 V
100
-
20
I1A
Output High Voltage
VOH
V
(lOH=1 mAl
SMREQ, TXSYM2, TXSYM1, TXSYMO
2.5
-
(lOH=400 I1A)
All Others
2.4
-
Output low Voltage
VOL
V
(lQL=S.O rnA)
SMREQ, TXSYM2, TXSYM1, TXSYMO
-
0.5
(lQL=3.2 mAl
A1-A31, FCO-FC3, and UOS/AO as AO
-
0.5
(lQL=5.3 mAl
00-015, AS, LOS/OS, UOS/AO as UOS, OTACK,
BGACK,
RNV
-
0.5
(lQL=S.9 rnA)
IRQ, BR
-
0.5
Power Dissipation
@ 10 MHz, O°C
Po
-
0.50
W
@ 12.5 MHz, O°C
0.55
@ 16.67 MHz, O°C
0.70
8.5 AC ELECTRICAL CHARACTERISTICS
High and low outputs are measured at 2.0 V minimum and 0.8 V maximum respectively, except SMREQ and TXSYMO-2 which
are measured from 2.5 V and 0.5 V. High and low inputs are driven to 2.4 V and 0.5 V respectively for AC test purposes. However,
input specifications are still measured from 2.0 V to O.S V. All specifications are valid under the following conditions: (VOO = 4.75
V to 5.25 V, VSS = 0 V, T A = Tl to TH, output load = 130 pF, and output current as specified in 8.4 OC ELECTRICAL CHARACTER·
ISTICS)
Num.
Characteristic
1
Asynchronous Input Setup Time
2
UOS, lOS Inactive to CS, lACK Inactive
3
ClK low (On Which UOS or lOS and CS or lACK are
Recognized) to Data-Out Valid (see Note 5)
4
CS or lACK High to Oata-Out High-Impedance
5
LOS/DS High to Data-Out Hold Time (see Note 6)
6
lACK or CS low to DTACK High
(Driving Three-State OTACK High)
7
ClK low (On Which UDS or lDS and CS or lACK are
Recognized) to OTACK low (see Note 5)
8
ClK low to DT ACK low
9
Data-Out Valid to OTACK low
10
DTACK low to UOS, lOS, CS, lACK High (Earliest)
11
CS or lACK or Oata Strobes (The Earliest) High
to OTACK High (see Note 7)
12
DTACK High to OTACK High Impedance
(At End of Bus Cycle)
MOTOROLA
R-?
10 MHz
Min
Max
20
-
-
100
-
1/2
-
+150
-
60
0
-
-
SO
-
2
-
+90
-
90
20
-
100
-
-
60
-
50
12.5 MHz
16.67 MHz
Min
Max
Min
Max
Unit
20
-
10
-
ns
-
SO
-
60
ns
-
1/2
-
1/2
Clk. Per.
-
+120
-
+90
ns
-
50
-
35
ns
0
-
0
-
ns
-
70
-
60
ns
-
2
-
2
Clk. Per.
-
+80
-
+60
ns
-'
SO
-
50
ns
20
-
20
-
ns
SO
-
60
-
ns
-
50
-
40
ns
-
50
-
40
ns
-
CONTINUED -
MC68824 USER'S MANUAL
Advertisement
Chapters
Table of Contents
