I/O List For Pc Cpu - Mitsubishi Electric MELSEC A Series Manual

Programmable logic controller
Hide thumbs Also See for MELSEC A Series:
Table of Contents

Advertisement

3. SPECIFICATIONS
3.6

I/O List for PC CPU

The A68ADN uses 32 input and 32 output device points for data communications
with the PC CPU. I/O signal assignment and functions are shown in Table 5.1.
Device X indicates an input signal from the A68ADN to the PC CPU and device Y an
output signal from the PC CPU to the A68ADN.
addresses used in this manual assume that the A68ADN is located at slot 0 of the
main base unit.
Signal Direction (A68ADN to PC CPU)
Device No.
Signal Name
Watchdog timer error (Detected by
X0
A68ADN)
X1
A – D conversion ready
X2
Error flag
X3
to
Unavailable
X1C
[RFRP] [RTOP] instruction interlock
X1D
signals
to
Only employed when the A68ADN
X1F
is used in a remote I/O station
POINT
Outputs Y0 to YC, Y10 to Y11, and Y13 to Y1F are reserved. They cannot be
used in the sequence program.
Y0 to Y1F (corresponding to X0 to X1F) cannot be used as internal relays.
(1) Watchdog timer error (X0)
The X0 signal goes ON when the A68ADN (using the self-diagnosis function)
detects a watchdog timer error.
When a watchdog timer error occurs, the A68ADN stops A-D conversion.
A watchdog timer error indicates faulty A68ADN hardware.
Table 3.2 I/O Signals
Signal Direction (PC CPU to A68ADN)
Device No.
Y0
to
YC
YD
to
YF
Y10
Y11
Y12
Y13
to
Y1F
3 − 11
MELSEC-A
I/O numbers (X, Y) and I/O
Signal Name
Unavailable
[RFRP] [RTOP] instruction interlock
signals
Only used when the A68ADN is
used in a remote I/O station
Unavailable
Error reset
Unavailable

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec q series

Table of Contents