Table of Contents
Advertisement
5.2 Register Descriptions
5.2.1 System Control Register (SYSCR)
SYSCR is an 8-bit readable/writable register that controls software standby mode, selects the
action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip RAM.
Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control Register
(SYSCR).
SYSCR is initialized to H'0B by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bit
SSBY
Initial value
Read/Write
R/W
Software standby
84
7
6
STS2
STS1
0
0
R/W
R/W
Standby timer
select 2 to 0
5
4
STS0
UE
0
0
R/W
R/W
User bit enable
Selects whether to use the UI bit in CCR
as a user bit or interrupt mask bit
3
2
NMIEG
—
1
0
R/W
—
Reserved bit
NMI edge select
Selects the NMI input edge
1
0
RAME
1
1
R/W
RAM enable
Advertisement
Table of Contents
