Sony STR-DA7100ES Service Manual page 44

Sony str-da7100es fm stereo fm/am receiver - service manual
Hide thumbs Also See for STR-DA7100ES:
Table of Contents

Advertisement

STR-DA7100ES
ILINK BOARD IC3003 TSB43CA42PGF (I. LINK INTERFACE)
Pin No.
Pin Name
1
VSS
TESTMODE0,
2, 3
TESTMODE1
4
VDD
5
VCO_CLK
6
REF_SYT
7
DIV_VCO
8
PFD
9
MLPCM_BCLK
10
MLPCM_LRCK
MLPCM_D0 to
11 to 13
MLPCM_d2
14
MLPCM_A
15
GPIO2
16
GPIO3
17
GPIO4
18
GPIO5
19
MSPCTL
20
VDD
21
VSS
22
CPS
23
AVDD
24
AGND
25, 26
TPB0_N,TPB0_P
27
AGND
28
AVDD
29, 30
TPA0_N,TPA0_P
31
TPBIAS0
32
AVDD
33, 34
TPB1_N,TPB1_P
35
AGND
36, 37
TPA1_N,TPA1_P
38
TPBIAS1
39, 40
NC
41
AVDD
42 to 44
NC
45
AGND
46, 47
R1. R0
48
AVDD
49, 50
FILTER0, FILTER1
51
PLL_VDD
52
XI
53
XO
54
PLL_GND
55
VSS
56
VDD
TEST_MODE2,
57, 58
TEST_MODE3
59
RESET
44
I/O
-
Ground terminal
-
Not used
-
Power supply terminal (+3.3V)
I
Clock signal input from the i. link DSP
O
Signal output for phase comparison to the i. link DSP
O
Clock signal output for phase comparison to the i. link DSP
-
Not used
O
Bit clock signal (2.8224 MHz) output to the i. link DSP
O
L/R sampling clock (44.1 kHz) output to the i. link DSP
O
PCM audio signal output to the i. link DSP
O
PCM audio supplementary signal output to the i. link DSP
O
SA-CD sled type signal output to the i. link DSP
O
SA-CD sled type signal output to the i. link DSP
O
44 kHz clock selelct signal output to the i. link DSP
O
FSSEL signal output to the i. link DSP
-
Not used
-
Power supply terminal (+3.3V)
-
Ground terminal
-
Not used
-
Power supply terminal (+3.3V)
-
Ground terminal
I/O
i.link audio signal input/output terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
I/O
i.link audio signal input/output terminal
O
Bias control signal output terminal for i. link input
-
Power supply terminal (+3.3V)
I/O
i.link audio signal input/output terminal
-
Ground terminal
I/O
i.link audio signal input/output terminal
O
Bias control signal output terminal for i. link input
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
-
Ground terminal
-
Not used
-
Power supply terminal (+3.3V)
-
Not used
-
Power supply terminal (+3.3V)
I
System clock input terminal (24.576 MHz)
O
System clock output terminal (24.576 MHz)
-
Ground terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Not used
I
System reset signal input from the main system controller "L": reset
Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents