Table of Contents
Advertisement
RxRDYB—Channel B Receiver Ready or FIFO full
1 = Enable interrupt
0 = Disable interrupt
TxRDYB—Channel B Transmitter Ready
1 = Enable interrupt
0 = Disable interrupt
Bit 3—Reserved
DBA—Delta Break A
1 = Enable interrupt
0 = Disable interrupt
RxRDYA—Channel A Receiver Ready or FIFO full
1 = Enable interrupt
0 = Disable interrupt
TxRDYA—Channel A Transmitter Ready
1 = Enable interrupt
0 = Disable interrupt
7.4.1.14 INPUT PORT (IP). The IP register shows the current state of the CTS inputs.
This register can only be read when the serial module is enabled (i.e., the STP bit in the
MCR is cleared).
CTSB, CTSA—Current State
1 = The current state of the respective CTS input is negated.
0 = The current state of the respective CTS input is asserted.
The information contained in these bits is latched and reflects the state of the input pins
at the time that the IP is read.
These bits have the same function and value of the IPCR bits 1
and 0.
MOTOROLA
Freescale Semiconductor, Inc.
IP
7
6
5
4
0
0
0
0
RESET:
0
0
0
0
Read Only
NOTE
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
$71D
3
2
1
0
0
0
CTSB
CTSA
0
0
U
U
Supervisor/User
7- 35
Advertisement
Table of Contents
