Hitachi F-ZTAT H8/3039 Series Hardware Manual page 271

Figure 8-51 shows an example in which GRA is set to function as an input capture register
buffered by BRA, and TCNT is cleared by input capture B. The falling edge is selected as the
input capture edge at TIOCB. Both edges are selected as input capture edges at TIOCA. Because
of the buffer setting, when the TCNT value is captured into GRA at input capture A, the previous
GRA value is simultaneously transferred to BRA. Figure 8-52 shows the transfer timing.
TCNT value
H'0180
H'0160
H'0005
H'0000
TIOCB
TIOCA
GRA
BRA
GRB
Figure 8-51 Register Buffering (Example 2: Buffering of Input Capture Register)
H'0005
Input capture A
Counter cleared by
input capture B
H'0160
H'0005 H'0160
H'0180
Time
261