Table of Contents
Advertisement
8-Bit, Two-State-Access Areas: Figure 6-4 shows the timing of bus control signals for an 8-bit,
two-state-access area. Wait states cannot be inserted.
ø
Address bus
AS
RD
Read
access
D
WR
Write
access
D
Figure 6-4 Bus Control Signal Timing for 8-Bit, Two-State-Access Area
120
to D
7
0
to D
7
0
Bus cycle
T
1
External address
Valid
Valid
T
2
Advertisement
Table of Contents
