Asus AAEON PICO-V2K4 User Manual
Asus AAEON PICO-V2K4 User Manual

Asus AAEON PICO-V2K4 User Manual

Pico-itx single board computer
Hide thumbs Also See for AAEON PICO-V2K4:
Table of Contents

Advertisement

Quick Links

PICO-V2K4
PICO-ITX Single Board Computer
User's Manual 1
st
Ed
Last Updated: May 6, 2022

Advertisement

Table of Contents
loading

Summary of Contents for Asus AAEON PICO-V2K4

  • Page 1 PICO-V2K4 PICO-ITX Single Board Computer User’s Manual 1 Last Updated: May 6, 2022...
  • Page 2 Copyright Notice This document is copyrighted, 2022. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows® is a registered trademark of Microsoft Corp. ⚫ Intel®, Celeron® are registered trademarks of Intel Corporation ⚫ Core™ is a trademark of Intel Corporation ⚫ ITE is a trademark of Integrated Technology Express, Inc.
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity PICO-V2K4 ⚫ If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
  • Page 5 About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the product page on AAEON.com for the latest version of this document.
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7 If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ ○ ○ 连接器及线材...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications ......................2 Function Block ......................5 Chapter 2 – Hardware Information ..................6 Dimensions ....................... 7 Jumpers and Connectors ..................8 List of Jumpers ......................9 2.3.1 Clear CMOS Jumper (JP1) ..............9 2.3.2 Auto Power Button Enable/Disable Selection (JP2) ......
  • Page 12 2.4.17 (CN18) eDP/LVDS Connector ............... 31 2.4.18 (CN19) RTC Battery Connector ............33 2.4.19 M.2 (Key M) Connector (CN20) ............33 2.4.20 SPI Flash Programming Port (CN21) ..........33 Thermal Assembly Options ................. 34 2.5.1 Active Cooling Fan FAN01 ..............34 2.5.2 Fan-less Heatspreader HSP01 .............
  • Page 13 3.6.1.1 Key Management ..............62 Setup Submenu: Boot ..................64 Setup Submenu: Save & Exit ................65 Chapter 4 – Drivers Installation .................... 66 Drivers Download and Installation ..............67 Appendix A – Mating Connectors ..................69 List of Mating Connectors and Cables .............. 70 Appendix B - I/O Information ....................
  • Page 14: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...
  • Page 15: Specifications

    Specifications System Form Factor PICO-ITX AMD RYZEN™ V2000 embedded Processor Family V2718 (8C/16T, 1.7~4.15 GHz, 10-25W) V2516 (6C/12T, 2.1~3.95 GHz, 10-25W) CPU Frequency Up to 4.15GHz Chipset AMD RYZEN™ V2000 embedded Processor Family Memory Type LPDDR4x 3733 MHz on board memory Max.
  • Page 16 System OS Support Windows 10 (64-bit) Linux Ubuntu 20.04.3/Kernel 5.11 Display Chipset AMD Radeon 6、7 Graphics (Renoir) Type C to DP x 1 Resolution HDMI 2.0b x 1, 4K x 2K 60Hz HDMI 1.4 x 1, 4K x 2K 30Hz (3840 x 2160) eDP or LVDS x 1 (eDP 1.4: 3840x2160, 60Hz;...
  • Page 17 default, mSATA selected by HW BOM) SMBUS/I2C x 1 (SMBUS as default, I2C selected by HW BOM) — Touch — Chapter 1 – Product Specifications...
  • Page 18: Function Block

    Function Block Chapter 1 – Product Specifications...
  • Page 19: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...
  • Page 20: Dimensions

    Dimensions Chapter 2 – Hardware Information...
  • Page 21: Jumpers And Connectors

    Jumpers and Connectors Chapter 2 – Hardware Information...
  • Page 22: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function Clear CMOS Jumper Auto Power Button Enable/Disable Selection 2.3.1 Clear CMOS Jumper (JP1) 1 2 3 Normal (Default) Clear CMOS 2.3.2...
  • Page 23: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function Front Panel COM Port1/ Port2/ Port3/ Port4 LVDS Port Inverter / Backlight Connector Mini-Card Slot (Full Size)/mSATA Audio I/O Port USB 2.0 Port1/ Port2/ Port3/ Port4 Digital IO Port...
  • Page 24: Front Panel (Cn1)

    2.4.1 Front Panel (CN1) Pin Name Signal Type Signal Level EXT_PWRBTN# SATA_LED- SATA_LED+ BUZZER- BUZZER+ PWR_LED+ HWRST# Chapter 2 – Hardware Information...
  • Page 25: Com Port1/ Port2/ Port3/ Port4 (Cn2)

    2.4.2 COM Port1/ Port2/ Port3/ Port4 (CN2) Pin Name Signal Type Signal Level DCD1 DCD2 ±9V ±9V DTR1 ±9V DTR2 ±9V DSR1 DSR2 RTS1 ±9V RTS2 ±9V CTS1 CTS2 RI1/ +5V/ +12V IN/ PWR +5V/+12V RI2/ +5V/ +12V IN/ PWR +5V/+12V DCD3 Chapter 2 –...
  • Page 26 Pin Name Signal Type Signal Level DCD4 ±9V ±9V DTR3 ±9V DTR4 ±9V DSR3 DSR4 RTS3 ±9V RTS4 ±9V CTS3 CTS4 RI3/ +5V/ +12V IN/ PWR +5V/+12V RI4/ +5V/ +12V IN/ PWR +5V/+12V Chapter 2 – Hardware Information...
  • Page 27 COM Port1 RS-422 Pin Name Signal Type Signal Level RS422_TX- ±9V RS422_TX+ ±9V RS422_RX+ RS422_RX- COM Port1 RS-485 Pin Name Signal Type Signal Level RS485_D- ±9V RS485_D+ ±9V Note 1: COM1 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note 2: COM1 RI/+5V/+12V function can be set by BOM(R30-RI/R40-+12V/R38-+5V) COM Port2 RS-422...
  • Page 28 COM Port2 RS-485 Pin Name Signal Type Signal Level RS485_D- ±9V RS485_D+ ±9V Note 1: COM2 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note 2: COM2 RI/+5V/+12V function can be set by BOM(R54-RI/R79-+12V/R78-+5V) COM Port3 RS-422 Pin Name Signal Type Signal Level RS422_TX-...
  • Page 29 COM Port4 RS-422 Pin Name Signal Type Signal Level RS422_TX- ±9V RS422_TX+ ±9V RS422_RX+ RS422_RX- COM Port4 RS-485 Pin Name Signal Type Signal Level RS485_D- ±9V RS485_D+ ±9V Note 1: COM4 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note 2: COM4 RI/+5V/+12V function can be set by BOM(R50-RI/R58-+12V/R65-+5V) Chapter 2 –...
  • Page 30: Lvds Backlight Connector (Cn3)

    2.4.3 LVDS Backlight Connector (CN3) Pin Name Signal Type Signal Level +5V/ BKL_PWR +12V(Default) +5V/ BKL_PWR +12V(Default) BKL_CONTROL BKL_ENABLE +3.3V Note 1: LVDS/BKL_PWR can be set to +12V or +5V by R356/R357 Note 2: LVDS/BKL_CONTROL can be set by R406/R407. Note 3: The driving current supports up to 1A.
  • Page 31 Pin Name Signal Type Signal Level PCIE_CLK_REQ# PCIE_REF_CLK- DIFF PCIE_REF_CLK+ DIFF W_DISABLE# +3.3V PCIE_RST# +3.3V PCIE_RX-/SATA_RX+ DIFF +3.3V +3.3V PCIE_RX+/SATA_RX- DIFF +1.5V +1.5V SMB_CLK +3.3V PCIE_TX-/SATA_TX- DIFF SMB_DATA +3.3V Chapter 2 – Hardware Information...
  • Page 32 Pin Name Signal Type Signal Level PCIE_TX+/SATA_TX+ DIFF USB_D- DIFF USB_D+ DIFF +3.3V +3.3V +3.3V +3.3V +1.5V +1.5V +3.3V +3.3V Note: mini-Card/mSATA function can be set by BOM. Default is mini-PCIE mini-PCIE: R8983/R8984/R8985/R8986 mSATA: C662/C661/C2158/C2159 Chapter 2 – Hardware Information...
  • Page 33: Audio I/O Port (Cn5)

    2.4.5 Audio I/O Port (CN5) Pin Name Signal Type Signal Level RIGHT_OUT MIC_R LEFT_OUT MIC_L JD_LOUT JD_MIC GND_AUDIO GND_AUDIO JD_LIN LINE_R_IN +5V_AUDIO LINE_L_IN Chapter 2 – Hardware Information...
  • Page 34: Usb 2.0 Port1/ Port2/ Port3/ Port4 (Cn6)

    2.4.6 USB 2.0 Port1/ Port2/ Port3/ Port4 (CN6) Pin Name Signal Type Signal Level +5VSB +5VSB USB2_2_DN DIFF USB2_3_DN DIFF USB2_2_DP DIFF USB2_3_DP DIFF +5VSB +5VSB USB2_6_DN DIFF USB2_7_DN DIFF USB2_6_DP DIFF USB2_7_DP DIFF Chapter 2 – Hardware Information...
  • Page 35: Digital Io Port (Cn7)

    2.4.7 Digital IO Port (CN7) Pin Name Signal Type Signal Level DIO_0 IN/OUT DIO_1 IN/OUT DIO_2 IN/OUT DIO_3 IN/OUT DIO_4 IN/OUT DIO_5 IN/OUT DIO_6 IN/OUT DIO_7 IN/OUT Chapter 2 – Hardware Information...
  • Page 36: Sata Port (Cn8)

    2.4.8 SATA Port (CN8) Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF 2.4.9 +5V Output for SATA HDD (CN9) Pin Name Signal Type Signal Level +V5S Chapter 2 – Hardware Information...
  • Page 37: Usb 3.2/Usb2.0 Port1/ Lan (Rj-45) Port1 (Cn10)

    2.4.10 USB 3.2/USB2.0 Port1/ LAN (RJ-45) Port1 (CN10) Pin Name Signal Type Signal Level +5VSB USB2_1_DN DIFF USB2_1_DP DIFF USB3_1_RXN DIFF USB3_1_RXP DIFF USB3_1_TXN DIFF USB3_1_TXP DIFF LAN1_MDI0_P DIFF LAN1_MDI0_N DIFF LAN1_MDI1_P DIFF LAN1_MDI1_N DIFF LAN1_MDI2_P DIFF LAN1_MDI2_N DIFF LAN1_MDI3_P DIFF LAN1_MDI3_N DIFF...
  • Page 38: Usb 3.2/Usb2.0 Port2/ Lan (Rj-45) Port2 (Cn11)

    2.4.11 USB 3.2/USB2.0 Port2/ LAN (RJ-45) Port2 (CN11) Pin Name Signal Type Signal Level +5VSB USB2_5_DN DIFF USB2_5_DP DIFF USB3_5_RXN DIFF USB3_5_RXP DIFF USB3_5_TXN DIFF USB3_5_TXP DIFF LAN2_MDI0_P DIFF LAN2_MDI0_N DIFF LAN2_MDI1_P DIFF LAN2_MDI1_N DIFF LAN2_MDI2_P DIFF LAN2_MDI2_N DIFF LAN2_MDI3_P DIFF LAN2_MDI3_N DIFF...
  • Page 39: Cn12) Hdmi Port1/ Port2

    2.4.12 (CN12) HDMI Port1/ Port2 Pin Name Signal Type Signal Level HDMI1_TX2+ DIFF HDMI1_TX2- DIFF HDMI1_TX1+ DIFF HDMI1_TX1- DIFF HDMI1_TX0+ DIFF HDMI1_TX0- DIFF HDMI1_CLK+ DIFF HDMI1_CLK- DIFF DDC1_CLK DDC1_DATA HDMI1_HPD HDMI2_TX2+ DIFF HDMI2_TX2- DIFF HDMI2_TX1+ DIFF Chapter 2 – Hardware Information...
  • Page 40: External +12V Input (Cn13)

    Pin Name Signal Type Signal Level HDMI2_TX1- DIFF HDMI2_TX0+ DIFF HDMI2_TX0- DIFF HDMI2_CLK+ DIFF HDMI2_CLK- DIFF DDC2_CLK DDC2_DATA HDMI2_HPD 2.4.13 External +12V Input (CN13) Pin Name Signal Type Signal Level +12V +12V Chapter 2 – Hardware Information...
  • Page 41: Cn14) Usb Type C

    2.4.14 (CN14) USB Type C Pin Name Signal Type Signal Level SSTXP1 DIFF SSTXN1 DIFF +5VSB CON_CC1 USB_P0_DP_C DIFF USB_P0_DN_C DIFF DP2_AUXP_CON DIFF +5VSB SSRXN2 DIFF SSRXP2 DIFF SSTXP2 DIFF SSTXN2 DIFF +5VSB CON_CC2 USB_P0_DP_C DIFF USB_P0_DN_C DIFF DP2_AUXN_CON DIFF Chapter 2 –...
  • Page 42: Fan Connector (Cn16)

    Pin Name Signal Type Signal Level +5VSB SSRXN1 DIFF SSRXP1 DIFF 2.4.15 FAN Connector (CN16) Pin Name Signal Type Signal Level +V12S +12V TACH Chapter 2 – Hardware Information...
  • Page 43: Lpc Connector (Cn17)

    2.4.16 LPC Connector (CN17) Pin Name Signal Type Signal Level LAD0 IN/OUT +3.3V LAD1 IN/OUT +3.3V LAD2 IN/OUT +3.3V LAD3 IN/OUT +3.3V +V3P3S +3.3V LFRAME# LRESET# +3.3V LPC_CLK SMB_DATA/ I2C_SDA IN/OUT SMB_CLK/ I2C_CLK SMB_ALERT/ +3.3V INT_SERIRQ Chapter 2 – Hardware Information...
  • Page 44: Cn18) Edp/Lvds Connector

    2.4.17 (CN18) eDP/LVDS Connector Pin Name Signal Type Signal Level +12V (Default) +VCC_EDP_BKLT / +5V +12V (Default) +VCC_EDP_BKLT / +5V +12V (Default) +VCC_EDP_BKLT / +5V +12V (Default) +VCC_EDP_BKLT / +5V LVD1_DDC_CLK/ DDI0_HPD LVD1_BKLTEN/ DDI0_BKLTEN_R LVD1_DDC_DATA LVD1_BKLCTL/ DDI0_BKLTCTL_R LVD1_CA_CLKP/ DIFF EDP_ AUX _DP LVD1_CA_CLKN/ DIFF EDP_AUX_DN...
  • Page 45 Pin Name Signal Type Signal Level LVD1_CA_0_DP/ DIFF EDP_LANE0_DP LVD1_CA_0_DN/ DIFF EDP_LANE0_DN LVD1_CA_1_DP/ DIFF EDP_LANE1_DP LVD1_CA_1_DN/ DIFF EDP_LANE1_DN LVD1_CA_2_DP/ DIFF EDP_LANE2_DP LVD1_CA_2_DN/ DIFF EDP_LANE2_DN +VDD +3.3V +VDD +3.3V +VDD +3.3V Note 1: Backlight power can be 12V or 5V by BOM. Stuff R356 for 12V and stuff R357 for 5V.
  • Page 46: Cn19) Rtc Battery Connector

    2.4.18 (CN19) RTC Battery Connector Pin Name Signal Type Signal Level +3.3V +3.3V 2.4.19 M.2 (Key M) Connector (CN20) Standard specifications 2.4.20 SPI Flash Programming Port (CN21) Pin Name Signal Type Signal Level SPI_MISO SPI_CLK +1.8VSB +1.8V SPI_MOSI SPI_CS Chapter 2 – Hardware Information...
  • Page 47: Thermal Assembly Options

    Thermal Assembly Options 2.5.1 Active Cooling Fan FAN01 Active Cooling Fan, Part Number: PICO-V2K4-FAN01 Chapter 2 – Hardware Information...
  • Page 48: Fan-Less Heatspreader Hsp01

    2.5.2 Fan-less Heatspreader HSP01 Heat spreader/ fan-less assembly, Part Number: PICO-V2K4-HSP01 Chapter 2 – Hardware Information...
  • Page 49: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...
  • Page 50: System Test And Initialization

    System Test and Initialization The PICO-V2K4 uses certain routines to perform testing and initialization during the boot up sequence. If an error, fatal or non-fatal, is encountered, the system will output a few short beeps or display an error message. The board can usually continue the boot up sequence with non-fatal errors.
  • Page 51: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations. These configurations are stored in the battery-backed CMOS RAM and BIOS NVRAM so the information is retained when power is turned off. To enter BIOS Setup, turn on the system and immediately press <Del>...
  • Page 52: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...
  • Page 53: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...
  • Page 54: Cpu Configuration

    3.4.1 CPU Configuration Chapter 3 – AMI BIOS Setup...
  • Page 55: Trusted Computing

    3.4.2 Trusted Computing Options summary: Security Deice Enable Optimal Default, Failsafe Default Support Disable Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available. SHA-1 PCR Bank Disabled Optimal Default, Failsafe Default Enabled...
  • Page 56 SHA384 PCR Bank Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SHA384 PCR Bank. SM3_256 PCR Bank Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SM3_256 PCR Bank Pending operation None Optimal Default, Failsafe Default TPM Clear Schedule an Operation for the Security Device. NOTE: Your Computer will reboot during restart in order to change State of Security Device.
  • Page 57 Physical Presence Optimal Default, Failsafe Default Spec Version Select to Tell O.S. to support PPI Spec Version 1.2 or 1.3. Note some HCK tests might not support 1.3 Device Select Auto Optimal Default, Failsafe Default TPM 1.2 TPM 2.0 TPM 1.2 will restrict support to TPM 1.2 devices, TPM 2.0 will restrict support to TPM 2.0 devices, Auto will support both with the default set to TPM 2.0 devices if not found, TPM 1.2 devices will be enumerated.
  • Page 58: Usb Configuration

    3.4.3 USB Configuration Options summary: XHCI Hand-off Enabled Optimal Default, Failsafe Default Disabled This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver. USB Mass Storage Enabled Optimal Default, Failsafe Default Driver Support Disabled Enable/Disable USB Mass Storage Driver Support.
  • Page 59: Sata Configuration

    3.4.4 SATA Configuration Chapter 3 – AMI BIOS Setup...
  • Page 60: Hardware Monitor

    3.4.5 Hardware monitor Chapter 3 – AMI BIOS Setup...
  • Page 61: Smart Fan Mode Configuration

    3.4.5.1 Smart Fan Mode Configuration Options summary: Fan1 Output Mode Output PWM mode (push Optimal Default, Failsafe Default pull) Output PWM mode (push pull) to control 4-wire fans.\nLinear fan application circuit to control 3-wire fan speed by fan’s power terminal.\nOutput PWM mode (open drain) to control Intel 4-wire fans.
  • Page 62: Sio Configuration

    3.4.6 SIO Configuration Chapter 3 – AMI BIOS Setup...
  • Page 63: Serial Port Configuration

    3.4.6.1 Serial Port Configuration Options summary: Use This Device Disabled Enabled Optimal Default, Failsafe Default En/Disable Serial Port (COM) Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; IO=3F8; IRQ=4; Select an optimal setting for IO device mode RS232 Optimal Default, Failsafe Default RS422 RS485...
  • Page 64: Power Management

    3.4.7 Power Management Options summary: Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Restore AC Power Last State Optimal Default, Failsafe Default Loss Always On Always Off Select power state when power is re-applied after a power failure. RTC wake system Disabled Optimal Default, Failsafe Default...
  • Page 65: Digital Io Port Configuration

    3.4.8 Digital IO Port Configuration Options summary: DIO Port0~7 Output Optimal Default, Failsafe Default Input Set DIO as Input or Output Output Level High Optimal Default, Failsafe Default Set output level when DIO pin is output Chapter 3 – AMI BIOS Setup...
  • Page 66: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – AMI BIOS Setup...
  • Page 67: North Bridge

    3.5.1 North Bridge Chapter 3 – AMI BIOS Setup...
  • Page 68: North Bridge Configuration

    3.5.1.1 North Bridge Configuration Chapter 3 – AMI BIOS Setup...
  • Page 69: Edp/Lvds Panel Configuration

    3.5.1.2 eDP/LVDS Panel Configuration Options summary: LVDS Disabled Optimal Default, Failsafe Default Enabled Enable/Disable this panel. Continued on the next page Chapter 3 – AMI BIOS Setup...
  • Page 70 LVDS Panel Type 640X480@60HZ 800X480@60HZ 800X600@60HZ 1024X600@60HZ 1024X768@60HZ Optimal Default, Failsafe Default 1280X768@60HZ 1280X800@60HZ 1280X1024@60HZ 1366X768@60HZ 1440X900@60HZ Select panel type Color Depth 18-bit Optimal Default, Failsafe Default 24-bit Select Color Depth Backlight Mode Windows Slider Optimal Default, Failsafe Default BIOS & Application Select backlight control signal type Backlight Type Normal...
  • Page 71 Backlight Level Optimal Default, Failsafe Default 100% Select backlight control level Backlight PWM Freq 100Hz 200Hz 220Hz Optimal Default, Failsafe Default 500Hz 1KHz 2.2KHz 6.5KHz Select PWM frequency of backlight control signal Chapter 3 – AMI BIOS Setup...
  • Page 72 Options summary: CN20 SATA/PCIE Select PCIE Optimal Default, Failsafe Default SATA SATA/PCIE Select Chapter 3 – AMI BIOS Setup...
  • Page 73: Setup Submenu: Security

    Setup Submenu: Security Change User/Administrator Password You can set an Administrator Password or User Password. An Administrator Password must be set before you can set a User Password. The password will be required during boot up, or when the user enters the Setup utility. A User Password does not provide access to many of the features in the Setup utility.
  • Page 74: Secure Boot

    3.6.1 Secure Boot Options summary: Secure Boot Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key(PLK) is enrolled and the System is in User mode. The mode change requires platform reset Secure Boot Mode Standard Custom Optimal Default, Failsafe Default...
  • Page 75: Key Management

    3.6.1.1 Key Management Options summary: Factory Key Disabled Optimal Default, Failsafe Default Provision Enabled Install factory default Secure Boot keys after the platform reset and while the System is in Setup mode Restore Factory Force System to User Mode. Install factory default Secure Boot key Keys databases.
  • Page 76 Enroll Efi Image Allow the image to run in Secure Boot mode. Enroll SHA256 Hash certificate of a PE image into Authorized Signature Database (db) Remove ‘UEFI CA’ Device Guard ready system must not list ‘Microsoft UEFI CA’ from DB Certificate in Authorized Signature database (db) Restore DB defaults Restore DB variable to factory defaults Secure Boot Variables...
  • Page 77: Setup Submenu: Boot

    Setup Submenu: Boot Options summary: Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Quiet Boot option. Network Stack Disabled Enabled Optimal Default, Failsafe Default Enable/Disable UEFI Network Stack. IPv4 PXE Support Disabled Optimal Default, Failsafe Default Enabled Enable/Disable IPv4 PXE boot support.
  • Page 78: Setup Submenu: Save & Exit

    Setup Submenu: Save & Exit Options summary: Save Changes and Reset Reset the system after saving the changes. Discard Changes and Exit Exit system setup without saving any changes. Restore Defaults Restore/Load Default values for all the setup options. Chapter 3 – AMI BIOS Setup...
  • Page 79: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...
  • Page 80: Drivers Download And Installation

    Drivers Download and Installation Drivers for the PICO-V2K4 can be downloaded from the product page on the AAEON website by following this link: https://www.aaeon.com/ Download the driver(s) you need and extract the folder(s) to your local drive or removable storage, then follow the steps below to install them. Step 1 –...
  • Page 81 Step 4 – Install Audio Driver Open the Realtek Audio folder. Run the Setup.exe file Follow the instructions Driver will be installed automatically Chapter 4 – Driver Installation...
  • Page 82: Appendix A - Mating Connectors

    Appendix A Appendix A – Mating Connectors...
  • Page 83: List Of Mating Connectors And Cables

    List of Mating Connectors and Cables The following table lists mating connectors and available cables. Mating Connector Available Mating Cable Function Description Cable Vendor Model no Front Panel SHR-10V-S-B Front 170X000287 Panel Cable COM Port*4 ACES 50247-040H0 170X000317 H0-001 Cable LVDS/eDP WL1010H-6P LVDS...
  • Page 84 Mating Connector Available Mating Cable Function Description Cable Vendor Model no CN18 LVDS/eDP I-PEX 20453-030T- eDP Cable 170X000445 LVDS (eDP: Cable B173ZAN01.0) 170X000446 & 170X000152(LV DS: G101EVN01) CN19 Battery Molex 51021-0200 Battery 175011301K Cable Appendix A – Mating Connectors...
  • Page 85: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...
  • Page 86: I/O Address Map

    I/O Address Map Appendix B – I/O Information...
  • Page 87 Appendix B – I/O Information...
  • Page 88: Memory Address Map

    Memory Address Map Appendix B – I/O Information...
  • Page 89: Irq Mapping Chart

    IRQ Mapping Chart Appendix B – I/O Information...
  • Page 90 Appendix B – I/O Information...
  • Page 91 Appendix B – I/O Information...
  • Page 92 Appendix B – I/O Information...
  • Page 93 Appendix B – I/O Information...
  • Page 94 Appendix B – I/O Information...
  • Page 95 Appendix B – I/O Information...
  • Page 96 Appendix B – I/O Information...
  • Page 97 Appendix B – I/O Information...
  • Page 98 Appendix B – I/O Information...
  • Page 99 Appendix B – I/O Information...
  • Page 100 Appendix B – I/O Information...
  • Page 101: Direct Memory Access Map

    Direct Memory Access MAP Appendix B – I/O Information...

Table of Contents