Table of Contents
Advertisement
3.6
Chip Select/Wait Controller
On the TM91C824, four user-specifiable address areas (CS0 to CS3) can be set. The data bus
width and the number of waits can be set independently for each address area (CS0 to CS3
and others).
The pins
to
CS0
output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas,
the corresponding
(in ROM or SRAM). However, in order for the chip select signal to be output, the port 6
function register P6FC must be set.
To
CS2A
CS2E
These pins are
CS/WAIT controller.
The areas CS0 to CS3 are defined by the values in the memory start address registers
MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.
The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify
the master enable/disable status the data bus width and the number of waits for each address
area.
The input pin controlling these states is the bus wait request pin (
3.6.1
Specifying an Address Area
The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to
MSAR3) and memory address mask registers (MAMR0 to MAMR3).
At each bus cycle, a compare operation is performed to determine if the address on the
specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this
indicates an access to the corresponding CS area. In this case, the
outputs the chip select signal and the bus cycle operates in accordance with the settings in
chip select/wait control register B0CS to B3CS. (See 3.6.2 "Chip Select/Wait Control
Registers".)
(which can also function as port pins P60 to P63) are the respective
CS3
to
pin outputs the chip select signal for the specified address area
CS0
CS3
(CS pin except
to
CS0
CS3
pin that area and BANK value is fixed without concern in setting of
CS
91C824-80
) are made by MMU.
WAIT
TMP91C824
).
to
pin
CS0
CS3
2008-02-20
Advertisement
Table of Contents
