Toshiba TLCS-900/L1 Series Manual page 2

Thank you very much for making use of Toshiba microcomputer LSIs.
Before use this LSI, refer the section, "Points of Note and Restrictions".
Especially, take care below cautions.
**CAUTION**
How to release the HALT mode
Usually, interrupts can release all halts status. However, the interrupts = (
INT0 to INT3, INTRTC, INTALM0 to INTALM4), which can release the HALT
mode may not be able to do so if they are input during the period CPU is shifting
to the HALT mode (for about 5 clocks of f
is not applicable to this case). (In this case, an interrupt request is kept on hold
internally.)
If another interrupt is generated after it has shifted to HALT mode completely,
halt status can be released without difficultly. The priority of this interrupt is
compare with that of the interrupt kept on hold internally, and the interrupt with
higher priority is handled first followed by the other interrupt.
Preface
) with IDLE1 or STOP mode (IDLE2
FPH
,
NMI