Toshiba TLCS-900/H1 Series Manual page 202

Original cmos 32-bit microcontroller

Hide thumbs Also See for TLCS-900/H1 Series:

INT_STASN (Bit4)

This is the flag register for INT_STASN (change host status stage -

This is set to "1" when the USB host changes to status stage at the Control

read transfer. This interrupt is needed if data length is less than wLength

(specified by the host).

INT_EPxN (Bit3, 2, 1)

This is the flag register for INT_EPxN (NAK acknowledge to the USB host -

This is set to "1" when the Endpoint1, 2 and 3 transmit NAK.

Tmp92ch21fg Jtmp92ch21