Conditional Branch Instructions - Motorola MC68340 User Manual

Integrated processor with dma
Hide thumbs Also See for MC68340:
Table of Contents

Advertisement

5.7.3.11 CONDITIONAL BRANCH INSTRUCTIONS. The conditional branch instruction
table indicates the number of clock periods needed for the processor to perform the
specified branch on the given branch size, with complete execution times given. No
additional tables are needed to calculate total effective execution time for these
instructions. The total number of clock cycles is outside the parentheses. The numbers
inside parentheses (r/p/w) are included in the total clock cycle number. All timing data
assumes two-clock reads and writes.
Bcc
(taken)
Bcc.B
(not taken)
Bcc.W
(not taken)
Bcc.L
(not taken)
DBcc
(T, not taken)
DBcc
(F, 1, not taken)
DBcc
(F, not 1, taken)
DBcc
(T, not taken)
DBcc
(F, 1, not taken)
DBcc
(F, not 1, taken)
In loop mode
5-110
Freescale Semiconductor, Inc.
Instruction
MC68340 USER'S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Head
Tail
2
2
2
0
0
0
0
0
1
1
2
0
6
2
4
0
6
0
6
0
Cycles
8(0/2/0)
4(0/1/0)
4(0/2/0)
6(0/3/1)
4(0/2/0)
6(0/2/0)
10(0/2/0)
6(0/1/0)
8(0/1/0)
10(0/0/0)
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents