Motorola M-CORE MMC2001 Series Reference Manual page 251

Table of Contents

Advertisement

DATA bit 15-5, C-24
Data bus 4-4, 7-2
Data organization
in memory 2-5
in registers 2-5
Data Port Size bit 7-10, C-19
DBG bit 9-14, C-11
DBGACK signal 16-5
DBGRQ signal 16-5
DC electrical specifications A-1
DE signal 4-6, 16-4
Debug
event 4-6, 16-4
mode
entering 16-16
ISP 12-11
select 16-3
UART 11-24
Mode Control bit 9-14, C-11
Request Occurrence bit 16-11, C-50
serial clock 16-3
serial input 16-3
serial output 16-3
DEBUG signal 16-6
DIR bit 15-5, C-24
Direction bit 15-5, C-24
DOZE bit
ISPI 12-6, C-31
PIT 9-14, C-11
PWM 15-4, C-23
UART 11-11, C-40
Doze mode 8-4
DR bit 16-9, C-48
Drive Type bit 12-6, C-32
DRO bit 16-11, C-50
DRV bit 12-6, C-32
DSZ bit 7-10, C-19
–E–
EB Negate bit 7-10, C-19
EB signals 4-4, 7-2
EBC bit 7-10, C-19
EBRO bit 16-11, C-50
EDC bit 7-9, C-18
Edge Port 13-1
block diagram 13-1
Data Direction Register 13-3, C-28
Data Register 13-3, C-29
Flag Register 13-4, C-29
Pin Assignment Register 13-2, C-27
programming model 13-2
signals 13-1
Edge-triggered interrupts 13-2, C-27
EF flags 10-4, C-3
EIM 7-1
bus sizing 7-4
Configuration Register 7-11, C-20
programming model 7-7
signals 7-1
MOTOROLA
I-2
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
timing specifications A-4
EIMCR 7-11, C-20
Electrical characteristics A-1
EN bit 9-15, C-12
EN flags 10-3, C-3
Enable
Byte Control bit 7-10, C-19
bytes 4-4, 7-2
Fast Interrupt Flags 10-4, C-3
Normal Interrupt Flags 10-3, C-3
EPDDR 13-3, C-28
EPDR 13-3, C-29
EPFR 13-4, C-29
EPPAR 13-2, C-27
EPSR 2-3
ERR bit 11-7, C-36
Error Detect bit 11-7, C-36
EX bit 16-7, C-46
Exceptions
cycles 2-14
processing 2-3
shadow registers 2-4
Exchange flag 12-9, C-34
Exit Command bit 16-7, C-46
EXOSC pin 4-5
External Breakpoint Request Occurrence bit 16-11, C-50
External bus
timing diagrams 7-13
External interface module. See EIM
External interrupts 4-6, 13-1
timing specifications A-3
Extra Dead Cycle bit 7-9, C-18
–F–
Factory test mode 4-6
Fast Interrupt
Enable Register 10-3, C-3
Pending Flags 10-5, C-5
Pending Register 10-5, C-4
FDB bit 16-19, C-52
Feed Forward Y Operand bit 16-19, C-52
FFY bit 16-19, C-52
FIER 10-3, C-3
FIFO buffer 16-20
FIFO Freeze Occurrence bit 16-11, C-50
FIPND 10-5, C-4
Force Parity Error bit 11-15, C-44
Force PSR Debug Enable Mode bit 16-19
Force PSR Debug Mode bit C-52
FP flags 10-5, C-5
FPSR 2-3
Frame 11-4
Frame Error bit 11-8, C-36
Framing error 11-5
FRC PERR bit 11-15, C-44
Freeze Control bit 16-10, C-48
FRMERR bit 11-8, C-36
FRZC bit 16-10, C-48
FRZO bit 16-11, C-50
MMC2001
REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents