0 Playback Speed Conversion Register; 0 Playback Pitch Conversion Register - Epson Arm S1C31 Series Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

22 HW Processor (HWP) and Sound Output (SDAC2)
REPEAT_n.REPEAT[15:0] bits
Ch.0 Playback Speed Conversion Register
Register name
Bit
SPEED_0
15–0 SPEED[15:0]
(Sound Play)
Bits 15–0 SPEED[15:0]
These bits specify the playback speed.
When converting the speed in combination with pitch conversion, the speed setting value should be
specified within the range shown in Table 22.6.1.6.
When converting the speed alone without pitch conversion, the PITCH_0.PITCH[15:0] bits should be
set to 0x00 and the speed setting value should be specified within the range shown in Table 22.6.1.7.
Table 22.6.1.6 Playback Speed Setting (0x5a ≤ PITCH_0.PITCH[15:0] bits ≤ 0x6e)
SPEED_0.SPEED[15:0] bits
Table 22.6.1.7 Playback Speed Setting (PITCH_0.PITCH[15:0] bits = 0x00)
SPEED_0.SPEED[15:0] bits
Ch.0 Playback Pitch Conversion Register
Register name
Bit
PITCH_0
15–0 PITCH[15:0]
(Sound Play)
22-22
Table 22.6.1.5 Setting of Number of Repeat Playbacks
0xff
0xfe
0x7e
0x7d
:
0x3
0x02
0x01
0x00
Bit name
Initial
x
0x73
0x6e
0x69
0x64
0x5f
0x5a
0x55
Other
0x7d
0x78
0x73
0x6e
0x69
0x64
0x5f
0x5a
0x55
0x50
0x4b
Other
Bit name
Initial
x
Seiko Epson Corporation
Playback counts
Repeat until Sound Stop command
execution
254 times
253 times
252 times
:
3 times
2 times
1 time (no repetition)
Setting prohibited
Reset
R/W
R/W
Playback speed
115%
Fast
110%
105%
100%
Standard speed
95%
90%
85%
Slow
Setting prohibited
Playback speed
125%
Fast
120%
115%
110%
105%
100%
Standard speed
95%
90%
85%
80%
75%
Slow
Setting prohibited
Reset
R/W
R/W
Remarks
Remarks
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents