System Bus Connection Pins - Epson S1D15722 Series Technical Manual

Table of Contents

Advertisement

5. PIN DESCRIPTION

5.2 System Bus Connection Pins

Pin name
I/O
8-bit bi-directional data bus; connected to the standard 8-bit or 16-bit MPU data
bus.
D7 to D0
I/O
When serial interface is selected (P/S = LOW), if chip select is inactive or the state
of operation is other than reading or writing, D0 to D7 are set to High-impedance
(Hi-Z).
Serial data input/output pin when the serial interface is selected (P/S = LOW)
SI
I/O
When serial interface is selected, read status is enabled, but read display data
RAM is not enabled.
Serial clock input pin when serial interface is selected (P/S = LOW) . Data is read
SCL
I
at the rising edge of clock.
The least significant bit (LSB) of the standard MPU address bus is connected and a
distinction is made between data and command.
A0
I
____
Setting
RES
I
Reset operation depends on the signal level.
___
Chip select signal Active when
CS
I
data/command. When
• When MPU of the 80 series is connected. Active LOW
___
RD
I
(E)
• When MPU of the 68 series is connected. Active HIGH
• When MPU of the 80 series is connected. Active LOW
___
WR
__
I
• When the 68 series MPU is connected:
(R/
W)
Becomes input pin of read/write control signal.
Select pin between parallel interface and serial interface
Sets as shown in the table below depending on the state of P/S.
P/S
I
When P/S = LOW, D0 to D7 are Hi-Z. For D0 to D7, it may be set to HIGH, LOW
or open. However, set
When serial interface is selected, read status is enabled, but read display data
RAM is not enabled.
10
A0 = HIGH : D0 to D7 is display data or command parameter.
A0 = LOW : D0 to D7 is control command.
____
RES to LOW resets the device.
___
CS = HIGH, data bus are set to Hi-Z.
___
This pin connects
RD signal of 80 series MPU. Data bus enters a state of
output while this signal is set to LOW.
Becomes enable clock input pin of the 68 series MPU.
This pin connects the 80 series MPU signal. Signals on the data bus are
latched at the trailing edge of Signal
__
R/
W = HIGH : Read
__
R/
W = LOW : Write
P/S = HIGH : Parallel interface
P/S = LOW : Serial Interface:
P/S
Data/Command
HIGH
A0
LOW
A0
___
RD (E) and
Description
___
CS = LOW, enabling input or output of
___
WR.
Data
Read/Write
___
___
D0 to D7
RD ,
WR
Write
SI
Read status
___
__
WR (R/
W) to HIGH or LOW.
EPSON
S1D15722D01B000 Technical Manual (Rev.1.1)
Number of
pins
total 8
1
1
1
1
1
1
1
Serial clock
-
1
SCL

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1d15722d01b000

Table of Contents