Table of Contents
Advertisement
8-BIT SERIAL I/O
SCK
SI
SO
SCK
SI
SO
DI7 to DI0 indicate input data, and DO7 to DO0 indicate output data.
HARDWARE CONFIGURATION
(5) Input/output shift timing
Data is output from the serial output pin (SO) at the falling edge of the shift-
clock pulse, and is input from the serial input pin (SI) to the SDR at the rising
edge of the shift-clock pulse.
LSB first (BDS = 0)
#0
#1
#2
SO output
#0
#1
#2
MSB first (BDS = 1)
#7
#6
#5
SO output
#7
#6
#5
Fig. 2.40 Input/Output Shift Timing
2-75
SI input
#3
#4
#5
#3
#4
#5
#6
SI input
#4
#3
#2
#4
#3
#2
#1
#6
#7
#7
#1
#0
#0
Advertisement
Table of Contents
