Figure 22.58 Mpx Bus Cycle: Burst Write (1) No Internal Wait (2) 1St Data (One Internal Wait), 2Nd To 4Th Data (No Internal Wait + External Wait Control) - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

Figure 22.58 MPX Bus Cycle: Burst Write

(1) No Internal Wait

(2) 1st Data (One Internal Wait), 2nd to 4th Data (No Internal Wait + External Wait

Rev. 6.0, 07/02, page 921 of 986

Chapters

Table of Contents

Sh7750r Sh7750s