Yamaha DRX-1 Service Manual page 174

Hide thumbs Also See for DRX-1:
Table of Contents

Advertisement

A
B
DRX-1
1
SCHEMATIC DIAGRAM
DVIO: MICROPROCESSOR
1
2
3
A
2
B
200
PLLAGND
201
3
PLLDGND
9
C
35
IEEE 1394 LINK CORE
56
68
82
99
SELECTOR
131
148
D
173
188
SELECTOR
39
91
4
144
195
E
3463
3456
10K
10K
3455
3465
10K
10K
3464
3457
10K
10K
3466
F
3458
10K
5
10K
3467
3459
10K
10K
3468
3460
10K
10K
3469
3462
10K
G
10K
3454
10K
6
H
GND
CLK27M_CON
3563
HS_CLK
1R
{APWM,AMCLK44,AMCLK48}
MD(0:15)
I
7
3V3_LINK
1
2
4
3
174
C
D
4
5
6
3V3_LINK
GND
1905
1
3V3_LINK
2
GND
GND
only for development
GND
HOST
INTERFACE
VD[7:0]
DV CODEC CORE
VSYNC
HSYNC
FLD
3564
MD(0:15)
3V3_RAM
APWM
22R
7430
MT48LC1M16A1TG
44
38
13
7
25
1
VDDQ
VDD
3530
BA
19
BANK
MA(11)
3531
2 DQ0
MD(0)
SELECT
22R
22R
3532
3
DQ1
MD(1)
LWE
3533
22R
3534
5
DQ2
A0 21
MD(2)
DATA INPUT
22R
3535
REGISTER
3536
22R
6
DQ3
A1 22
MD(3)
LDQM
3537
22R
8
DQ4
A2 23
22R
3538
MD(4)
22R
3539
3540
22R
9
DQ5
A3 24
MD(5)
3541
22R
22R
3542
11
DQ6
A4 27
MD(6)
512Kx16
22R
3543
3544
22R
12
DQ7
A5 28
MD(7)
3545
22R
512Kx16
22R
3546
39
DQ8
A6 29
MD(8)
22R
3547
3548
22R
40
DQ9
A7 30
MD(9)
3549
22R
22R
3550
42
DQ10
A8 31
MD(10)
22R
3551
3552
22R
43
DQ11
COLUMN
A9 32
MD(11)
DECODER
3553
22R
22R
3554
45
DQ12
A10 20
MD(12)
22R
3555
22R
46
DQ13
MD(13)
LATENCY &
LCKE
BURST LENGTH
3556
22R
3557
48
DQ14
CLK 35
MD(14)
22R
3558
22R
49
DQ15
CKE 34
MD(15)
PROGRAMMING
LRAS
22R
REGISTER
CS_
18
LCBR
3559
33
RAS_ 17
LWCBR
3560
22R
37
NC
CAS_ 16
LWE
22R
3561
WE_ 15
22R
DQMH
36
DQML 14
LQDM
VSSQ
VSS
47
41
10
4
50
26
GND
5
6
E
F
7
8
9
10
3472
3474
1K
1K
3478
3450
1K
10K
3473
3477
10K
3V3_LINK
10K
3476
3475
10K
10K
7431
UPD72893
199
PLLAVDD
198
PLLDVDD
5
31
52
63
78
95
127
140
166
187
14
67
118
170
D(0:15)
MA(0)
MA(1)
3V3_F
MA(2)
A(1:17)
GND
MA(3)
MA(4)
MA(5)
MA(6')
MA(7)
MA(8)
MA(9)
MA(10)
MCLK
3447
10K
3452
10K
MRAS
MCAS
MWE
3451
10K
3448
10K
GND
7
8
9
10
G
H
11
12
13
14
DV_STATUS
GND
1902
F0201
1
F0202
2
F0203
3
F0204
4
F0205
5
3V3
7433
2V5
LF25C
GND
GND
F430
5431
IN
OUT
GND
100MHZ
GND
GND
GND
GND
3V3_LINK
3V3
5432
F435
100MHZ
GND
GND
3V3_RAM
3V3
3V3_F
3V3
5434
F436
5433
F437
100MHZ
100MHZ
not used
GND
GND
not used
1K
3480
not used
GND
GND
VSS1
VSS2
NC
GND
LINK + CODEC
11
12
13
14
I
J
1902 B14
3558 H4
1905 A6
3559 I7
2431 D11
3560 I7
2432 D12
3561 I7
2433 D12
3562 F2
2434 D12
3563 H2
2435 D12
3564 E4
2436 E12
5431 C12
2437 D13
5432 D11
2438 D13
5433 E11
2439 E12
5434 E14
2440 D13
7430 F6
2441 E12
7431 B10
2442 D14
7432 H9
A
2443 D14
7433 C11
2444 E12
F0201 B14
2445 D14
F0202 B14
2446 E13
F0203 B14
2447 E13
F0204 B14
2448 E14
F0205 B14
2449 C11
F430 C12
2450 C12
F431 F3
2451 C12
F432 F2
2452 C13
F433 G9
2453 C13
F434 G9
2454 C13
F435 D12
2455 C13
F436 E14
B
2456 C14
F437 E12
3425 A8
F438 B5
3426 H2
F439 B9
3427 H2
F440 B4
3428 H2
F441 B5
3429 H3
F442 B8
3430 I3
F443 B5
3431 I2
3432 I2
3433 I2
3434 I2
3435 I2
3436 I2
C
3437 I2
3438 I1
3439 I1
3440 I1
3441 I1
3442 I1
3443 I1
3444 I1
3445 I1
3446 B4
3447 H7
3448 I8
3449 B5
D
3450 A9
3451 I8
3452 H8
3453 A5
3454 G1
3455 E1
3456 E1
3457 F1
3458 F1
3459 F1
3460 G1
3461 A5
3462 G1
E
3463 E1
3464 F1
3465 F1
3466 F1
3467 F1
3468 G1
3469 G1
3470 A6
3471 F3
3472 A10
3473 A10
3474 A9
3475 B9
3476 A10
F
3477 A9
3478 A10
3479 G14
3480 G14
3481 I9
3482 I10
3483 I10
RESTB
3484 I10
3485 I11
3486 I11
3487 I11
3488 I11
3489 I9
G
3490 I10
3491 I10
3492 I10
3493 I10
3494 I11
3495 I11
3496 I11
3497 B13
3498 B13
3499 A13
3530 F7
3531 F4
3532 F4
H
3533 F4
3534 F7
3535 G4
3536 G7
3537 G4
3538 G7
3539 G4
3540 G7
3541 G4
3542 G7
3543 G4
3544 G7
3545 G4
I
3546 G7
3547 G4
3548 G7
3549 H4
3550 H7
3551 H4
3552 H7
3553 H4
3554 H7
3555 H4
3556 H4
3557 H7

Advertisement

Table of Contents
loading

Table of Contents